

ADVANCE PROGRAM

2 0 0 5

INTERNATIONAL CONFERENCE ON

# SOLID STATE DEVICES AND MATERIALS

**2005 International Conference  
on Solid State Devices and Materials (SSDM 2005)**

**SECRETARIAT**

c/o Inter Group Corp.  
Toranomom Takagi Bldg., 1-7-2, Nishishinbashi,  
Minato-ku, Tokyo 105-0003 Japan  
TEL:+81-3-3597-1108  
FAX:+81-3-3597-1097  
E-mail: [ssdm@intergroup.co.jp](mailto:ssdm@intergroup.co.jp)  
URL: [www.ssdm.jp](http://www.ssdm.jp)

Conference—September 13-15, 2005

Short Course—September 12, 2005

Place—International Conference Center Kobe  
(Hyogo, Japan)

Sponsored by  
**THE JAPAN SOCIETY OF APPLIED PHYSICS**

Technical-Cosponsored by  
**IEEE Electron Devices Society**  
in cooperation with

The Electrochemical Society of Japan  
IEEE EDS Japan Chapter  
IEEE Japan Council  
The Institute of Electrical Engineers of Japan  
The Institute of Electronics, Information and Communication Engineers  
The Institute of Image Information and Television Engineers  
Japan Institute of Electronics Packaging



**ssdm**



**ssdm**  
**2005**

Website : <http://www.ssdm.jp>

# SSDM 2005 Time Table

\* P# means the poster presentation of Area #

Tuesday, September 13									
MAIN HALL									
10:00-12:00 PL: Opening Session									
Room 301	Room 501	Room 502	Room 503	Room 504	Room 505	Room 401	Room 402	Room 403	
13:30-15:20 Area1: Advanced Gate Stack/Si Processing Science A-1: High-k Gate Dielectric Stacks I	13:30-15:20 Area3: CMOS Devices/Device Physics B-1: Advanced CMOS Technology I	13:30-15:40 Area2: Characterization and Materials Engineering for Device Integration C-1: Device Integration I	13:30-15:30 Area11: Micro/Nano Electromechanical and Bio-Systems D-1: Micro/Nano Sensing Devices	13:30-15:30 Area7: Photonic Device Physics E-1: Quantum Dot Nanostructure	Devices and and Devices	13:30-15:30 Area8: Advanced Material Synthesis and Crystal Growth Technology F-1: Growth and Synthesis of New Materials I	13:30-15:30 Area9: Physics and Applications of Novel Functional Materials and Devices G-1: Quantum Devices	13:30-15:20 Area4: Advanced Memory Technology H-1: DRAM	13:30-15:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-1: High-Voltage Devices
15:45-17:45 Area1: Advanced Gate Stack/Si Processing Science A-2: High-k Gate Dielectric Stacks II	15:45-17:25 Area3: CMOS Devices/Device Physics B-2: Mobility Enhancement Technology	15:45-17:35 Area2: Characterization and Materials Engineering for Device Integration C-2: New Technology	15:45-17:15 Area11: Micro/Nano Electromechanical and Bio-Systems D-2: Design and Packaging	15:45-17:45 Area7: Photonic and Device Physics E-2: Lasers and	Devices LEDs	15:45-17:15 Area8: Advanced Material Synthesis and Crystal Growth Technology F-2: Growth and Synthesis of New Materials II	15:45-17:45 Area9: Physics and Applications of Novel Functional Materials and Devices G-2: Silicon Nanodevices	15:45-17:35 Area4: Advanced Memory Technology H-2: Flash Memory I	15:45-17:15 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-2: Novel Devices and Applications
18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)									
Wednesday, September 14									
Room 301	Room 501	Room 502	Room 503		Room 505	Room 401	Room 402	Room 403	
9:15-10:15 Area1: Advanced Gate Stack/Si Processing Science A-3: High-k Gate Dielectric Stacks III	9:15-10:15 Area3: CMOS Devices/Device Physics B-3: Carrier Transport I			9:15-10:30 Area7: Photonic Device Physics E-3: Photonic Light Control	Devices and Crystals and	9:15-10:30 Area8: Advanced Material Synthesis and Crystal Growth Technology F-3: Nanostructure Fabrications	9:15-10:30 Area9: Physics and Applications of Novel Functional Materials and Devices G-3: Quantum Information Devices	9:15-10:15 Area4: Advanced Memory Technology H-3: SRAM	
10:45-12:15 Area1: Advanced Gate Stack/Si Processing Science A-4: Characterization of Gate Dielectrics	10:45-12:05 Area3: CMOS Devices/Device Physics B-4: Carrier Transport Modeling	10:30-12:15 Short Presentation P1, P2 and P4	10:30-12:15 Short Presentation P6, P7, P8 and P9	10:45-12:15 Area7: Photonic Device Physics E-4: Si Photonics Interconnects	Devices and and Optical	10:45-12:15 Area8: Advanced Material Synthesis and Crystal Growth Technology F-4: Si and Related Materials	10:45-12:00 Area9: Physics and Applications of Novel Functional Materials and Devices G-4: Novel Devices I	10:45-11:45 Area4: Advanced Memory Technology H-4: Flash Memory II	10:30-12:15 Short Presentation P3, P5, P10 and P11
13:00-15:00 Poster Session (Reception Hall)									
15:15-16:35 Area1: Advanced Gate Stack/Si Processing Science A-5: Characterization & Reliability of Gate Dielectrics	15:15-16:45 Area3: CMOS Devices/Device Physics B-5: Advanced CMOS Technology II	15:15-16:45 Area2: Characterization and Materials Engineering for Device Integration C-5: Characterization	15:15-16:35 Area5: Advanced Circuits and Systems D-5: Antennas and Sensor	15:15-16:45 Area7: Photonic Device Physics E-5: Detectors and	Devices and Sensors I	15:15-16:45 Area10: Organic Materials Science, Device Physics, and Applications F-5: Molecular Electronics and Physics I	15:15-16:45 Area9: Physics and Applications of Novel Functional Materials and Devices G-5: Novel Devices II	15:15-16:45 Area11: Micro/Nano Electromechanical and Bio-Systems H-5: Bio Sensors and Chips I	15:15-16:45 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-5: Nitride Devices
17:00-18:00 Area1: Advanced Gate Stack/Si Processing Science A-6: Alternative High-k Gate Dielectrics	17:00-18:00 Area3: CMOS Devices/Device Physics B-6: Device Modeling	17:00-18:00 Area2: Characterization and Materials Engineering for Device Integration C-6: Device Integration II	17:00-18:10 Area5: Advanced Circuits and Systems D-6: Advanced System LSIs	17:00-17:45 Area7: Photonic Device Physics E-6: Detectors and	Devices and Sensors II	17:00-18:15 Area10: Organic Materials Science, Device Physics, and Applications F-6: Molecular Electronics and Physics II	17:00-18:00 Area9: Physics and Applications of Novel Functional Materials and Devices G-6: Spintronics	17:00-18:15 Area11: Micro/Nano Electromechanical and Bio-Systems H-6: Bio Sensors and Chips II	17:00-18:00 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-6: Nitride Devices
18:30-20:30 Rump Session Room 501 "Beyond the Scaling Limit—Innovative Devices and Materials—" Room 502 "Flexible Electronics—Is it Real?"									
Thursday, September 15									
Room 301	Room 501	Room 502	Room 503		Room 505	Room 401	Room 402	Room 403	
9:15-10:25 Area1: Advanced Gate Stack/Si Processing Science A-7: Metal Gates I	9:15-10:15 Area3: CMOS Devices/Device Physics B-7: Carrier Transport II	9:15-10:15 Joint Area 1, 2 and 3 C-7: Germanide and Defects	9:15-10:25 Area5: Advanced Circuits and Systems D-7: Mixed-Signal Design		9:15-10:30 Area10: Organic Materials Science, Device Physics, and Applications F-7: Organic Light Emitting Devices I	9:15-10:45 Joint Area 8 and 9 G-7: Joint Session Nanotubes and Nanowires I	9:15-10:25 Area4: Advanced Memory Technology H-7: FeRAM I	9:15-10:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-7: Modeling and Simulation	
10:45-12:05 Area1: Advanced Gate Stack/Si Processing Science A-8: Metal Gates II	10:45-12:15 Area3: CMOS Devices/Device Physics B-8: Device Reliability	10:45-12:15 Joint Area 1, 2 and 3 C-8: Advanced Source/Drain Technology	10:45-12:05 Area5: Advanced Circuits and Systems D-8: High-Frequency Circuits		10:45-12:15 Area10: Organic Materials Science, Device Physics, and Applications F-8: Organic Light Emitting Devices II	11:00-12:30 Joint Area 8 and 9 G-8: Joint Session Nanotubes and Nanowires II	10:45-12:05 Area4: Advanced Memory Technology H-8: FeRAM II	10:45-11:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-8: Modeling and Simulation	
12:30-13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU)									
13:30-14:50 Area1: Advanced Gate Stack/Si Processing Science A-9: GeFETs & Simulation	13:30-14:50 Area3: CMOS Devices/Device Physics B-9: Device Technology I	13:30-14:50 Joint Area 1, 2 and 3 C-9: Shallow Junction	13:30-14:50 Area5: Advanced Circuits and Systems D-9: Device Characteristics and Circuits		13:30-15:00 Area10: Organic Materials Science, Device Physics, and Applications F-9: Organic Transistors I	13:30-15:00 Joint Area 8 and 9 G-9: Joint Session Nanotubes and Nanowires III	13:30-15:00 Area4: Advanced Memory Technology H-9: MRAM		
	15:15-16:15 Area3: CMOS Devices/Device Physics B-10: Device Technology II	15:15-16:35 Area1: Advanced Gate Stack/Si Processing Science C-10: Metal Gates III	15:15-16:25 Area5: Advanced Circuits and Systems D-10: Power Devices and Packaging Technologies		15:15-16:15 Area10: Organic Materials Science, Device Physics, and Applications F-10: Organic Transistors II		15:15-16:15 Area4: Advanced Memory Technology H-10: PRAM		

# SSDM 2005 Advance Program

## General Information

### DATE

Conference: **September 13-15, 2005 (Official language is English)**

Short Course: **September 12, 2005 (in Japanese)**

### LOCATION

#### International Conference Center Kobe

6-9-1 Minatojima-Nakamachi, Chuo-ku, Kobe 650-0046, Japan

Phone: +81-78-302-5200 Fax: +81-78-302-6485

International Conference Center Kobe opened in 1981. Conveniently situated on Port Island, it effectively functions as the core of Kobe's well developed convention facilities.

A Limousine bus takes you from Kansai International Airport (KIX) to Kobe in 80 minutes. International Conference Center Kobe is only 10 minutes from the center of downtown Kobe by Port Liner.

For further information, see

<http://www.kcva.or.jp/kcc/icck/e-index.html>

### REGISTRATION

The registration desk will be open from September 12 to 15 in the entrance hall on the third floor (conference site). The registration hours are as follows:

September 12	9:00-17:00
13	9:00-17:00
14	9:00-17:00
15	9:00-15:30

**Advance registration will be accepted only through the conference website until August 31, 2005, 17:00 Japan time.** (<http://www.ssdm.jp>)

After the deadline, registration can be made at the conference site as on-site registration. Early registration is recommended.

	Registration Fee		Short Courses (in Japanese)	Banquet
	On or Before August 12	On or After August 13		
Regular	¥40,000	¥45,000	¥15,000	¥7,000
Student	¥5,000		¥3,000	¥4,000
Accompanied person(s)				¥4,000/person

- 1) The registration fee includes one copy of the abstract book and a CD-ROM. However, it does not include the banquet, and an additional payment is required to attend the banquet (Regular: ¥7,000, Student/Accompanied person: ¥4,000).
- 2) Those who register as students are required to fax a copy of their current student ID to JTB Corp. (Fax: +81-45-316-5701) at the time of registration and to present their student ID at the registration desk in order to be eligible for the student registration fee. When sending the fax, please write down your registration ID, which will be given at the completion of the online registration of individual information.
- 3) Registration is complete only after payment is made in full.

### Payment Procedure

Payment can be made by:

- One of the following credit cards:
  1. VISA
  2. MasterCard
  3. Diners Club
  4. American Express

- A bank transfer to JTB Corp. (Message: SSDM)  
Account at the Bank of Tokyo Mitsubishi, Yokohama Branch #480, 3-27-1 Honcho, Naka-ku, Yokohama-shi, Kanagawa 231-0005, Japan (Ordinary Account: 0043079)

\* Personal checks are not acceptable.

### Confirmation of Pre-Registration

Upon receipt of your online registration, a written confirmation will be faxed or e-mailed to you after your payment is confirmed.

Please bring this confirmation slip with you and present it to the registration desk.

### Registration Cancellation

Conference:

Cancellation fee of ¥3,000 will be deducted from the refund. Cancellation should be made in writing to JTB Corp. No cancellation will be accepted after August 17, 2005. Extended Abstracts will be sent to absent registrants after the conference.

Short Course:

A cancellation fee of ¥2,000 will be deducted from the refund. Cancellations should be made in writing to JTB Corp. No cancellation will be accepted after August 17. Short-course textbooks will be sent to the absent registrants after the conference.

### Inquiries for Registration

JTB Corp., Yokohama Group Tours Office

SSDM 2005 Desk TEL: +81-45-316-4602

FAX: +81-45-316-5701

E-mail: [jtb\\_convention@jtb.jp](mailto:jtb_convention@jtb.jp)

Office hours: 9:30-17:30 (weekdays only)

### On-site Registration

Registration fees should be paid in Japanese Yen or credit cards. VISA, MasterCard, Diners Club and American Express are acceptable. No personal checks are acceptable.

### BANQUET

The conference banquet will be held in the Kairaku banquet room at the Portopia Hotel (B1 floor of the hotel main building) on September 13, 18:30-20:30. The banquet fee (Regular: ¥7,000, Student/Accompanied person: ¥4,000) is NOT included in the registration fee. Participants who wish to attend the banquet are requested to order the banquet tickets through the on-line registration. Banquet tickets may also be purchased at the registration desk.

### LATE NEWS PAPERS

Submission of Late News Papers has been already closed on July 29, 2005. The accepted papers will be on "Advanced Program Part II" which will be distributed at the venue during the conference.

### SPECIAL ISSUE OF JJAP

Authors of papers accepted for SSDM 2005 are encouraged to submit the original and significant part of the papers to the special issue of the *Japanese Journal of Applied Physics*. The special issue will be published in April 2006. Please refer to the conference website for details.

## RUMP SESSION - September 14 (Wednesday) 18:30-20:30

### Session A (Room 501, 5F)

“Beyond the Scaling Limit—Innovative Devices and Materials—”

Within 10 years, device sizes will surely reach less than 10 nm and we will then face a problem called the scaling limit. As we approach or go beyond the scaling limit, we need innovative concepts in signal transfer and processing. We will also have to take into account quantum effects in addition to classical effects even at room temperature. In this rump session, we would like to discuss what will happen in this situation from technological and physical viewpoints and what will be necessary to overcome this near-future problem. Innovative device designs, process technologies and integration methods will be played up in this rump session. The introduction of innovative materials will be a key issue for future devices. Our discussions will not be limited to conventional silicon devices; they will extend to compound semiconductors and non-silicon based materials, i.e. oxides, carbon based compounds and molecules, as well. It is our hope that this rump session will get everyone thinking about the scaling-limit and that the discussions in this session become a starting point for new scaling concepts.

Organizers/Moderators: Y. Hirayama (NTT, Japan)  
K. Masu (Tokyo Tech, Japan)  
H. Tabata (Osaka Univ., Japan)  
S. Zaima (Nagoya Univ., Japan)

Panelists: J. Barker (Univ. of Glasgow, UK)  
S. Biesemans (IMEC, Belgium)  
F. Boeuf (STMicroelectronics, France)  
F. Kreupl (Infineon, Germany)  
S. Sugahara (Univ. of Tokyo, Japan)  
A couple of additional panelists will be invited.

### Session B (Room 502, 5F)

“Flexible Electronics—Is It Real?”

Special attention has been given to flexible electronics because of the remarkable progress of device technology, such as organic thin-film transistors and semiconductor nanowire. Recently, many interesting applications have been proposed, such as wearable computers, flexible image scanners, and flexible displays. Flexible electronics has the potential to offer advantages over existing technologies and open a new market. In this rump session, we would like to discuss the following issues:

- (1) What are the merits of “flexibility”?
- (2) Where are we now in terms of fabrication and technology level?
- (3) When will it be real?
- (4) What technical hurdles must be overcome? How can we overcome them? Where can we go?

We hope you will become acquainted with the present status of flexible electronics and join in on a discussion on the future prospect of this fascinating technology.

Moderators: S. Tokito (NHK, Japan)  
T. Someya (Univ. of Tokyo, Japan)

Organizer: H. Matsuoka (Hitachi, Japan)

Panelists: J. Kanicki (Univ. of Michigan, USA)  
H. Kawai (Seiko Epson, Japan)  
M. Ando (Hitachi, Japan)  
T. Kamiya (Tokyo Tech, Japan)  
A couple of additional panelists will be invited.

## SHORT COURSE

Short Course entitled "Organic Semiconductor Devices with Attractive and Possible Properties" will be held on Monday, September 12. All lectures are given in Japanese.

## SSDM 2005 LUNCHEON

As the event of the World Year of Physics 2005, the SSDM luncheon, featuring an address by Prof. Hiroshi Ezawa, will be held on Thursday, September 15, at 12:30 p.m. in the Kairaku banquet room at the Portopia Hotel. Prof. Ezawa is one of the pioneers in quantum field theory method in statistical mechanics. The title of his presentation is "Einstein's Miracle Year." Luncheon tickets will be available on-site at a cost of ¥500. Seating is limited to 100 people.

## AGREEMENT NOT TO PRE-PUBLISH ABSTRACTS

Submission of an abstract for review and subsequent acceptance is considered by the committee as an agreement that the work will not be published by the author prior to the presentation at the conference. This policy will be enforced by the automatic withdrawal of the paper by the conference committee.

## AWARDS

"SSDM Awards" will be given to outstanding papers presented at previous conferences.

### SSDM Award

Given for outstanding contribution to the field of solid state devices and materials, among papers presented prior to 1999.

### SSDM Paper Award

Given for the best paper presented at SSDM 2004.

### SSDM Young Researcher Award

Given for outstanding papers authored by young researchers and presented at SSDM 2004.

## FINANCIAL SUPPORT

Limited financial support is available for presentations by full-time students. Student presenters who are interested in support should contact the secretariat directly (e-mail: [ssdm@intergroup.co.jp](mailto:ssdm@intergroup.co.jp)) prior to the end of August after receiving their acceptance letter. A copy of student ID should be submitted at application.

## TRAVEL GRANT

A travel grant is available for young researchers under 35 years old from overseas universities or public research institutes. The grant is available only to those whose abstracts are accepted.

Late news papers are not eligible for travel grants.

An application form for the Marubun Grant will be sent to eligible authors. The grant is authorized by Marubun Research Promotion Foundation (MRPF).

## VISA REQUIREMENT

All foreign participants must have a valid passport. Participants from countries where a visa is required to enter Japan are advised to apply at the nearest Japanese Embassy or Consulate as soon as possible.

Concerning visa applications, generally, in applying for a visa each applicant is requested to submit the documents listed below:

- (1) an invitation letter (an optional document written in English)
- (2) a letter of guarantee (written in Japanese)
- (3) documents certifying the purpose of the visit (written in Japanese)
- (4) the applicant's schedule in Japan (written in Japanese)

Please ask the nearest Japanese Embassy to make sure what documents are required to obtain a visa first, and then contact the SSDM Secretariat. The Secretariat will send the Reply Form for Visa Application in order to obtain the required documents. Please complete the Reply Form for Visa Application and submit it to the secretariat. We will send you all the requested documents as soon as we receive the Reply Form.

## OFFICIAL TRAVEL AGENT

JTB Corp.

Yokohama Group Tours Office

6F, 3-29-1 Tsuruya-cho, Kanagawa-ku, Yokohama 221-0835, Japan

Phone: +81-45-316-4602 Fax: +81-45-316-5701 E-mail: [jtb\\_convention@jtb.jp](mailto:jtb_convention@jtb.jp)

## Hotel accommodations

JTB has blocked rooms at following hotels in Kobe for the conference period. Reservations can be made through the conference website.

Hotel Name	<b>Kobe Portopia Hotel</b>
Room Rates	Single: ¥9,450 Twin: ¥16,800 (per room, per night) Single Use of Twin or Double Room: ¥12,600
Check-in/out	Check-in: 13:00/Check-out: 12:00
Address	6-10-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-302-1111
Access to Hotel	1 min. walk from Port Liner Shimin-Hiroba Sta.
To Conference site	next to the site

Hotel Name	<b>Hotel Pearl City Kobe</b>
Room Rates	Single: ¥9,975 Twin: ¥17,850 (per room, per night)
Check-in/out	Check-in: 14:00/Check-out: 11:00
Address	7-5-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-303-0100
Access to Hotel	2 min. walk from Port Liner Nakafutou Sta.
To Conference site	5 min. walk to the site

Hotel Name	<b>Quality Hotel Kobe</b>
Room Rates	Single: ¥7,500 Twin: ¥17,000 (per room, per night)
Check-in/out	Check-in: 15:00/Check-out: 10:00
Address	6-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-303-5555
Access to Hotel	5 min. walk from Port Liner Shimin Hiroba Sta.
To Conference site	5 min. walk to the site

Hotel Name	<b>Sannomiya Terminal Hotel</b>
Room Rates	Single: ¥8,820 Twin: ¥17,220 (per room, per night)
Check-in/out	Check-in: 13:00/Check-out: 11:00
Address	8-1-2, Kumoi-dori, Chuo-ku, Kobe, 651-0096, Japan
Phone	+81-78-291-0001
Access to Hotel	Connecting to JR Sannomiya Sta.
To Conference site	15 min. by Port Liner & walk to the site

Hotel Name	<b>Sanside Hotel</b>
Room Rates	Single: ¥6,090 Twin: not available
Check-in/out	Check-in: 15:00/Check-out: 10:00
Address	4-1-3, Kumoi-dori, Chuo-ku, Kobe, 651-0096, Japan
Phone	+81-78-232-3331
Access to Hotel	5 min. walk from JR Sannomiya Sta.
To Conference site	20 min. by Port Liner & walk to the site

Note: Room rates include tax and service charge. No meals are included.

## Application and payment

Participants wishing to reserve hotel accommodations should access the Online Registration page of the conference website. Reservations should be made **no later than August 19, 2005**. (A confirmation sheet will be sent by JTB.)

Application should be accompanied by a remittance covering the total accommodation fee plus handling fee (¥525) due JTB.

No reservation will be confirmed in the absence of this payment. All payment must be in Japanese yen. If the remitter's name is different from the participant's name, or if the amount covers more than one person, please inform us of the details for the payment.

Payment should be in the form of:

- One of the following credit cards:
  1. VISA
  2. MasterCard
  3. Diners Club
  4. American Express
- A bank transfer to JTB Corp. (Message: SSDM)  
Account at the Bank of Tokyo Mitsubishi, Yokohama Branch #480, 3-27-1 Honcho, Naka-ku, Yokohama-shi, Kanagawa 231-0005, Japan (Ordinary Account: 0043079)

## Cancellation policy for accommodations

In the event of cancellation, written notification should be sent to JTB. Do not contact hotels directly.

The following cancellation fees will be deducted before refunding.

Hotels: Up to 21 days before the arrival date.....¥525  
2 to 20 days before.....20% of daily room charge (minimum ¥525)  
1 day before .....80% of daily room charge  
On the day of arrival or no notice given.....100% of daily room charge

## INSURANCE

The organizer cannot accept responsibility for accidents that may occur during a delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

## CLIMATE

Kobe is warm and sometimes humid in September. The temperature range is 18-30°C.

## ELECTRICAL APPLIANCES

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Tokyo, and 60 Hz in western Japan including Kobe (conference site), Kyoto and Osaka.

## SSDM 2005 INSTRUCTION for SPEAKERS

### Oral Presentation

#### Presentation Time

	Session Time	Presentation Time	Discussion
Plenary	50 min.	45 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	12 min.	3 min.

Buzzer **First:** Warning, **Second:** End of the presentation time, **Third:** End of the discussion time.

#### Audio-Visual Equipment

The meeting rooms will contain the following audiovisual equipment:

- LCD data projector (PC not provided)
- Overhead projector
- Microphone
- Projection laser pointer

Speakers wishing to present their papers using the LCD projector are requested to verify their PC's compatibility with the sample LCD projector that will be located in the Preview Rooms (306 and 307) on the third floor prior to their presentations.

They are also recommended to bring transparencies for the overhead projector in case there is a problem with the LCD data projector. If presentations are interrupted due to problems caused by inadequate preparations, the time allotted to speakers will not be extended.

#### Poster Presentation

Poster sessions are scheduled for Wednesday, September 14, from 13:00 to 15:00. Poster boards will be available with identifying labels at the Reception Hall on the third floor. Authors are requested to prepare their posters between 9:00 and 12:00 on September 14 and remove their posters by 17:00 on September 14. Any posters remaining after 17:00 will be disposed of by the secretariat. Usable space on each poster board will be approximately 900mm wide and 1,500mm high. Pushpins will be available. Each presentation will be assigned a board, labeled with the paper number. Please display the paper title, author names and affiliations on the poster. Authors are requested to stay near their posters during the poster session for discussions.

#### Short Oral Presentation for Poster Presenters

All poster presenters are asked to give a short oral presentation in the morning of September 14. The presentation time should be kept strictly to two minutes per poster presentation, including the time needed to move on to the next speaker. To ensure the session progresses smoothly, it is essential that these short presentations be held in a quick, successive sequence. While one speaker is giving his/her presentation, the next several speakers should wait nearby in line for their turn in order to move on to the next presentation. Note that any absent speakers will be skipped and each presentation will be automatically stopped after two minutes have elapsed. Only a PC projector will be made available. You should send your presentation file to the secretariat (ssdm@intergroup.co.jp) by e-mail by August 24. The file must be an exact "2-page" landscape PDF. Because the presentation time is limited, please describe your research objective and results clearly and do NOT show the author list or the title on your file, those of which will be prepared by the SSDM Secretariat.

Due to the limited space, poster presentations will be divided into three sessions, as follows. Please check your poster number. (P# means the poster presentation of Area #.)

Room 502 P1, P2, P4  
Room 503 P6, P7, P8, P9  
Room 403 P3, P5, P10, P11

# Tuesday, September 13

## MAIN HALL, 1F

### PL: Opening Session (10:00–12:00)

Chairpersons: M. Morita, Osaka Univ. and A. Toriumi (Univ. of Tokyo)

#### 10:00 PL-0

Welcome Address and Award Presentation  
K. Taniguchi, Osaka Univ.

#### 10:20 PL-1 (Plenary)

Development of Clinical Chips for Home Medical Diagnostics  
Y. Horiike, NIMS, Japan

#### 11:10 PL-2 (Plenary)

Electronics and Optoelectronics with Single Carbon Nanotubes  
P. Avouris, IBM, USA

### 12:00-13:30 Lunch

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Area 2: Characterization and Materials Engineering for Device Integration</b>	<b>Area 11: Micro / Nano Electromechanical and Bio-Systems</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-1: High-k Gate Dielectric Stacks I (13:30-15:20) Chairs: Y. Nara (Selete), H. Satake (ASET)	B-1: Advanced CMOS Technology I (13:30-15:20) Chairs: K. Shibahara (Hiroshima Univ.), J. C. S. Woo (UCLA)	C-1: Device Integration I (13:30-15:40) Chairs: S. Ogawa (Matsushita Electric), K. Ueno (NEC)	D-1: Micro/Nano Sensing Devices (13:30-15:30) Chairs: Y. Yoshino (Murata Mfg.), K. Sawada (Toyohashi Univ. of Tech.)	E-1: Quantum Dot and Nanostructure Devices (13:30-15:30) Chairs: M. Sugawara (Fujitsu Labs.), K. Komori (AIST)	F-1: Growth and Synthesis of New Materials I (13:30-15:30) Chairs: H. Yamaguchi (NTT), M. Tanaka (Univ. of Tokyo)	G-1: Quantum Devices (13:30-15:30) Chairs: J. Motohisa (Hokkaido Univ.), T. Fujisawa (NTT)	H-1: DRAM (13:30-15:20) Chairs: I. Asano (Elpida), H. S. Jeong (Samsung Electronics)	I-1: High-Voltage Devices (13:30-15:30) Chairs: R. Hattori (Mitsubishi Electric), A. Nakagawa (New Japan Radio)
<b>13:30 A-1-1 (Invited)</b> Current Status and Addressing the Challenges of Hf-based Gate Stack toward 45nm-LSTP Application M. Niwa <sup>1,2</sup> , R. Mitsuhashi <sup>1,2</sup> , K. Yamamoto <sup>1,2</sup> , S. Hayashi <sup>2</sup> , Y. Harada <sup>2</sup> , A. Rothchild <sup>3</sup> , T. Hoffmann <sup>3</sup> , S. Kubicek <sup>3</sup> , S. De Gendt <sup>4</sup> , M. Heyns <sup>4</sup> , S. Biesemans <sup>4</sup> and M. Kubota <sup>2</sup> , <sup>1</sup> Matsushita assignee at IMEC, <sup>2</sup> Matsushita Electric and <sup>3</sup> IMEC, Belgium	<b>13:30 B-1-1 (Invited)</b> 45nm Conventional Bulk and “Bulk+” Architectures for Low-Cost GP/LP Applications F. Boeuf <sup>1</sup> , S. Monfray <sup>1</sup> , A. Pouydebasque <sup>2</sup> , M. Müller <sup>2</sup> , F. Payet <sup>1</sup> , C. Ortolland <sup>2</sup> and T. Skotnicki <sup>1</sup> , <sup>1</sup> STMicroelectronics and <sup>2</sup> Philips Semiconductor, France	<b>13:30 C-1-1 (Invited)</b> Cu/low-k Process Integration for 65nm and 45nm SoC Devices N. Matsunaga, Toshiba Corp., Japan	<b>13:30 D-1-1 (Invited)</b> Computational MEMS Process Design and Development O. Tabata, Kyoto Univ., Japan	<b>13:30 E-1-1 (Invited)</b> Exciton - Photon Interactions in a Quantum Dot Microcavity A. Forchel, Univ. of Würzburg, Germany	<b>13:30 F-1-1 (Invited)</b> Spintronics Based on ZnO Thin Films H. Tabata, H. Saeki and H. Matsui, Osaka Univ., Japan	<b>13:30 G-1-1 (Invited)</b> Fabrication and Demonstration of Quantum-Dot Cellular Automata Systems G. H. Bernstein, A. Imre, K. Sarveswaran, M. Lieberman and W. Porod, Univ. of Notre Dame, USA	<b>13:30 H-1-1 (Invited)</b> Physical and Microscopic Understanding of Data Retention Properties of DRAM K. Okonogi and K. Ohyu, Elpida Memory Inc., Japan	<b>13:30 I-1-1 (Invited)</b> Physics of AlGaIn/GaN Electronic and Photonic Devices M. S. Shur <sup>1</sup> and R. Gaska <sup>2</sup> , <sup>1</sup> Rensselaer Polytechnic Inst. and <sup>2</sup> Sensor Electronic Technology Inc., USA
<b>14:00 A-1-2</b> The Impact of Thickness Control in HfSiON Gate Dielectric on Electron Mobility with sub-nm EOT M. Mizutani <sup>1</sup> , T. Hayashi <sup>1</sup> , M. Inoue <sup>1</sup> , K. Nomura <sup>2</sup> , J. Yugami <sup>1</sup> , J. Tsuchimoto <sup>1</sup> , Y. Ohno <sup>1</sup> and M. Yoneda <sup>1</sup> , <sup>1</sup> Renesas Technology Corp. and <sup>2</sup> Renesas Semiconductor Engineering, Japan	<b>14:00 B-1-2</b> A 90nm Hybrid SOI CMOS Technology Integrating PDSOI and Bulk Devices for Bulk-designed MPU Performance Booster S. Miyake, T. Suzuki, T. Watanabe, O. Fujita, N. Harada, K. Doumeki, T. Fukai, T. Syo, T. Moriya, S. Haruta, Y. Takeshita, M. Ikeda and K. Imai, NEC Corp., Japan	<b>14:00 C-1-2</b> Mechanical Strength of Multilayered Dielectric Structures Measured by Laser-Pulse Generated Surface-Acoustic-Wave Technique T. Takimura <sup>1</sup> , N. Hata <sup>1,2</sup> , T. Nakayama <sup>1</sup> , Y. Shishida <sup>1</sup> , R. Yagi <sup>1</sup> , J. Kawahara <sup>1</sup> , S. Chikaki <sup>1</sup> , N. Fujii <sup>1</sup> and T. Kikkawa <sup>1,3,4</sup> , <sup>1</sup> AIST, <sup>2</sup> MIRAI-AIST, <sup>3</sup> MIRAI-ASET and <sup>4</sup> Hiroshima Univ., Japan	<b>14:00 D-1-2</b> Piezoresistive Rotation Angle Sensor Integrated in Micromirror M. Sasaki, M. Tabata, T. Haga and K. Hane, Tohoku Univ., Japan	<b>14:00 E-1-2</b> 1.55- $\mu$ m-waveband lasing operation of Sb-based quantum-dot vertical-cavity surface-emitting lasers (Sb-based QD-VCSELs) fabricated on GaAs substrate N. Yamamoto <sup>1</sup> , K. Akahane <sup>1</sup> , S. Gozu <sup>1</sup> , A. Ueta <sup>1</sup> and N. Ohtani <sup>2</sup> , <sup>1</sup> National Inst. of Information and Communications Technology and <sup>2</sup> Doshisha Univ., Japan	<b>14:00 F-1-2</b> A Novel Buffer Layer using Titanium-Oxide for ZnO epitaxial growth on Sapphire T. Miyamura and S. Yamauchi, Ibaraki Univ., Japan	<b>14:00 G-1-2</b> Embedded Nanowire Network Growth and Node Device Fabrication for GaAs-Based High-Density Hexagonal BDD Quantum Circuits T. Tamura, I. Tamai, S. Kasai, T. Sato, H. Hasegawa and T. Hashizume, Hokkaido Univ., Japan	<b>14:00 H-1-2</b> Optimization of Layout and Doping Profile Design for BT(Body Tied)-FinFET DRAM C. H. Lee, C. Lee, J. M. Yoon, K. Kim, S. B. Park, H. S. Kang and Y. J. Ahn, Samsung Electronics Co. Ltd., Korea	<b>14:00 I-1-2</b> High-Voltage 4H-SiC RESURF MOSFETs Processed by Oxide Deposition and N <sub>2</sub> O Annealing T. Kimoto, H. Kawano, M. Noborio and J. Suda, Kyoto Univ., Japan

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<p><b>14:20 A-1-3</b>            Extensibility of High Mobility HfSiON Gate Dielectrics            S. Inumiya, T. Miura, K. Shirai, T. Matsuki, K. Torii and Y. Nara, <i>Semiconductor Leading Edge Technologies, Inc., Japan</i></p>	<p><b>14:20 B-1-3</b>            Combining Embedded and Overlay Compressive Stressors in Advanced SOI CMOS Technologies            A. Wei<sup>1</sup>, T. Kammler<sup>1</sup>, J. Höntschel<sup>1</sup>, H. Bierstedt<sup>1</sup>, J. P. Biethan<sup>1</sup>, A. Hellmich<sup>1</sup>, K. Hempel<sup>1</sup>, J. Klais<sup>1</sup>, G. Koerner<sup>1</sup>, M. Lenski<sup>1</sup>, T. Mantei<sup>1</sup>, A. Neu<sup>1</sup>, R. Otterbach<sup>1</sup>, C. Reichel<sup>1</sup>, B. Trui<sup>1</sup>, G. Burbach<sup>1</sup>, T. Feudel<sup>1</sup>, P. Javorka<sup>1</sup>, C. Schwan<sup>1</sup>, N. Kepler<sup>1</sup>, H. J. Engelmann<sup>1</sup>, C. Ziemer-Popp<sup>1</sup>, O. Herzog<sup>1</sup>, D. Greenlaw<sup>1</sup>, M. Raab<sup>1</sup>, R. Stephan<sup>1</sup>, M. Horstmann<sup>1</sup>, P. O. Hansson<sup>2</sup>, A. Samoilov<sup>2</sup>, E. Sanchez<sup>2</sup>, O. Luckner<sup>2</sup> and S. Weiher-Telford<sup>2</sup>, <sup>1</sup>AMD, <sup>2</sup>Applied Materials, Inc., Germany</p>	<p><b>14:20 C-1-3</b>            Properties of Low-<i>k</i> (<i>k</i>~2.05) Plasma Polymer Films Deposited by PECVD Using Decamethylcyclopentasiloxane and Cyclohexane as the Precursors            J. Yang, S. Lee, K. Kim, H. Chae and D. Jung, <i>Sungkyunkwan Univ., Korea</i></p>	<p><b>14:15 D-1-3</b>            A CMOS Image Sensor for <i>in vitro</i> and <i>in vivo</i> Imaging of the Mouse Hippocampus            D. C. Ng, M. Matsuo, T. Tokuda, K. Kagawa, M. Nunoshita, H. Tamura, S. Shiosaka and J. Ohta, <i>Nara Inst. of Science and Technology, Japan</i></p>	<p><b>14:15 E-1-3</b>            Broad-band Superluminescent Light Emitting Diodes Incorporating Quantum Dots in Compositionally Modulated Quantum Wells            S. Ray, K. Groom, H. Y. Liu, M. Hopkinson and R. Hogg, <i>Univ. of Sheffield, UK</i></p>	<p><b>14:15 F-1-3</b>            Electrical, Optical and Structure Properties of ITO Films Cosputtered with ZnO            D. S. Liu<sup>1</sup>, C. C. Wu<sup>1</sup>, C. H. Lin<sup>1</sup> and C. T. Lee<sup>2</sup>, <sup>1</sup>National Formosa Univ. and <sup>2</sup>National Cheng Kung Univ., Taiwan</p>	<p><b>14:15 G-1-3</b>            GaAs DH-HEMT channel coupled InAs quantum dot memory device by selective area metal organic vapor phase epitaxy            D. Nataraj, N. Ooike, J. Motohisa, T. Fukui, <i>Hokkaido Univ., Japan</i></p>	<p><b>14:20 H-1-3</b>            Application of HfSiON to Deep Trench Capacitors of Sub-45nm Node Embedded DRAM            T. Ando<sup>1</sup>, N. Sato<sup>1</sup>, S. Hiyama<sup>1</sup>, T. Hirano<sup>1</sup>, K. Nagaoka<sup>1</sup>, H. Abe<sup>1</sup>, A. Okuyama<sup>1</sup>, H. Ugajin<sup>1</sup>, K. Tai<sup>1</sup>, R. Katsumata<sup>2</sup>, J. Idebuchi<sup>2</sup>, T. Suzuki<sup>2</sup>, T. Hasegawa<sup>2</sup>, H. Iwamoto<sup>2</sup> and S. Kadomura<sup>2</sup>, <sup>1</sup>Sony Corp. and <sup>2</sup>Toshiba Corp., Japan</p>	<p><b>14:15 I-1-3</b>            Normally-off AlGaIn/GaN HEMT with Recessed Gate for High Power Applications            T. Kawasaki, K. Nakata and S. Yaegashi, <i>Eudyna Devices Inc., Japan</i></p>
<p><b>14:40 A-1-4</b>            Influence of pre-existing electron traps on drive current in MISFETs with HfSiON gate dielectrics            R. Iijima, M. Takayanagi, T. Yamaguchi, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i></p>	<p><b>14:40 B-1-4</b>            Effect of Process Induced Strain in 35 nm FDSOI Devices with Ultra-Thin Silicon Channels            C. Gallon<sup>1</sup>, C. Fenouillet-Beranger<sup>2</sup>, S. Denorme<sup>1</sup>, F. Boeuf<sup>1</sup>, V. Fiori<sup>1</sup>, N. Loubet<sup>1</sup>, T. Kormann<sup>1</sup>, M. Broekaert<sup>1</sup>, P. Gouraud<sup>1</sup>, F. Leverd<sup>1</sup>, G. Imbert<sup>1</sup>, C. Chaton<sup>2</sup>, C. Laviron<sup>2</sup>, L. Gabette<sup>1</sup>, F. Vigilant<sup>1</sup>, P. Garnier<sup>1</sup>, H. Bernard<sup>1</sup>, A. Tarnowka<sup>1</sup>, A. Vandooren<sup>1</sup>, R. Pantel<sup>1</sup>, F. Pionnier<sup>1</sup>, S. Jullian<sup>1</sup>, S. Cristoloveanu<sup>1</sup> and T. Skotnicki<sup>1</sup>, <sup>1</sup>STMicroelectronics, <sup>2</sup>CEA-LETI, <sup>3</sup>Philips, <sup>4</sup>Freescale Semiconductors and <sup>5</sup>IMEP, France</p>	<p><b>14:40 C-1-4</b>            A Novel Short-time Characterization Method of SIV Properties by Using the Empirical Equation            M. Takahashi<sup>1</sup>, T. Harada<sup>2</sup>, N. Mitsu<sup>1</sup>, K. Tsukamoto<sup>2</sup>, S. Ogawa<sup>2</sup> and T. Ueda<sup>2</sup>, <sup>1</sup>Matsushita Semiconductor Engineering Co. Ltd. and <sup>2</sup>Matsushita Electric, Japan</p>	<p><b>14:30 D-1-4</b>            Photo-sensing Resolution of Unwired-communication Chip in Inhomogeneous RF-magnetic Field            T. Hasebe, Y. Yazawa, T. Tase, M. Kamahori, K. Watanabe and T. Oonishi, <i>Hitachi, Ltd., Japan</i></p>	<p><b>14:30 E-1-4</b>            Self-formation of High-Density and High-Uniformity InAs Quantum-Dots on GaSb/GaAs Layers by Molecular Beam Epitaxy            M. Ohta, T. Kanto and K. Yamaguchi, <i>Univ. of Electro-Communications, Japan</i></p>	<p><b>14:30 F-1-4</b>            A Piezoelectric ZnO Film Prepared by RF Magnetron Sputtering            D. S. Liu<sup>1</sup>, C. H. Li<sup>1</sup>, C. Y. Wu<sup>1</sup> and C. T. Lee<sup>2</sup>, <sup>1</sup>National Formosa Univ. and <sup>2</sup>National Cheng Kung Univ., Taiwan</p>	<p><b>14:30 G-1-4</b>            Independent Tuning of the Confinement and Density in a Quantum Point Contact using a Center Gate and a Back Gate            H. M. Lee<sup>1,2</sup>, K. Muraki<sup>1</sup>, E. Y. Chang<sup>2</sup> and Y. Hirayama<sup>1,3</sup>, <sup>1</sup>NTT Basic Research Labs., <sup>2</sup>National Chiao Tung Univ. and <sup>3</sup>SORST-JST, Japan</p>	<p><b>14:40 H-1-4</b>            Performance and Reliability of MIM (Metal-Insulator-Metal) Capacitors with ZrO<sub>2</sub> for 50nm DRAM Application            K. R. Yoon, K. V. Im, J. H. Yeo, E. A. Chung, Y. S. Kim, C. Y. Yoo, S. T. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i></p>	<p><b>14:30 I-1-4</b>            Enhanced Breakdown Characteristic of AlGaIn/GaN HEMTs Using a Gate/Drain Double Field-Plate Structure            S. Kim and K. Yang, <i>KAIST, Korea</i></p>
<p><b>14:45 E-1-5</b>            Long-Wavelength Emission from Strain Controlled InAs/GaAs Self-Assembled Quantum Dots            T. Inoue<sup>1</sup>, K. Matsushita<sup>1</sup>, M. Kikuno<sup>1</sup>, T. Kita<sup>1</sup>, O. Wada<sup>1</sup>, H. Mori<sup>2</sup>, T. Sakata<sup>2</sup> and H. Yasuda<sup>1</sup>, <sup>1</sup>Kobe Univ. and <sup>2</sup>Osaka Univ., Japan</p>	<p><b>14:45 E-1-5</b>            Long-Wavelength Emission from Strain Controlled InAs/GaAs Self-Assembled Quantum Dots            T. Inoue<sup>1</sup>, K. Matsushita<sup>1</sup>, M. Kikuno<sup>1</sup>, T. Kita<sup>1</sup>, O. Wada<sup>1</sup>, H. Mori<sup>2</sup>, T. Sakata<sup>2</sup> and H. Yasuda<sup>1</sup>, <sup>1</sup>Kobe Univ. and <sup>2</sup>Osaka Univ., Japan</p>	<p><b>14:45 E-1-5</b>            Long-Wavelength Emission from Strain Controlled InAs/GaAs Self-Assembled Quantum Dots            T. Inoue<sup>1</sup>, K. Matsushita<sup>1</sup>, M. Kikuno<sup>1</sup>, T. Kita<sup>1</sup>, O. Wada<sup>1</sup>, H. Mori<sup>2</sup>, T. Sakata<sup>2</sup> and H. Yasuda<sup>1</sup>, <sup>1</sup>Kobe Univ. and <sup>2</sup>Osaka Univ., Japan</p>	<p><b>14:45 E-1-5</b>            Long-Wavelength Emission from Strain Controlled InAs/GaAs Self-Assembled Quantum Dots            T. Inoue<sup>1</sup>, K. Matsushita<sup>1</sup>, M. Kikuno<sup>1</sup>, T. Kita<sup>1</sup>, O. Wada<sup>1</sup>, H. Mori<sup>2</sup>, T. Sakata<sup>2</sup> and H. Yasuda<sup>1</sup>, <sup>1</sup>Kobe Univ. and <sup>2</sup>Osaka Univ., Japan</p>	<p><b>14:45 F-1-5</b>            Studies on the Nature of Deep Level Defects in GaCrN Diluted Magnetic Semiconductor            S. Shanthi, S. Kimura, S. Kobayashi, M. S. Kim, Y. K. Zhou, H. Hasegawa and H. Asahi, <i>Osaka Univ., Japan</i></p>	<p><b>14:45 G-1-5</b>            Relaxation Behavior of Sputter Epitaxy Si<sub>1-x</sub>Ge<sub>x</sub> Film on P-Type Si(001) and NDR Observation from Hole-Tunneling RTD at RT            J. Kubota, A. Hashimoto and Y. Suda, <i>Tokyo Univ. of Agriculture and Technology, Japan</i></p>	<p><b>14:45 G-1-5</b>            Relaxation Behavior of Sputter Epitaxy Si<sub>1-x</sub>Ge<sub>x</sub> Film on P-Type Si(001) and NDR Observation from Hole-Tunneling RTD at RT            J. Kubota, A. Hashimoto and Y. Suda, <i>Tokyo Univ. of Agriculture and Technology, Japan</i></p>	<p><b>14:45 H-1-5</b>            A New ICP-CVD SiO<sub>2</sub> Passivation for High Voltage Switching AlGaIn/GaN HFETs            M. W. Ha, S. C. Lee, J. C. Her, K. S. Seo and M. K. Han, <i>Seoul National Univ., Korea</i></p>	



**Room 301 (A)**

**15:00 A-1-5**  
Effects of Aluminum and Nitrogen Profile Control on Electrical Properties of HfAlON Gate Dielectric MOSFETs  
H. Ota<sup>1</sup>, A. Ogawa<sup>2</sup>, M. Kadoshima<sup>4</sup>, W. Mizubayashi<sup>1</sup>, K. Okada<sup>2</sup>, T. Nabatame<sup>2</sup>, H. Satake<sup>2</sup> and A. Toriumi<sup>1,3</sup>, <sup>1</sup>MIRAI-ASRC, <sup>2</sup>MIRAI-ASET and <sup>3</sup>Univ. of Tokyo, Japan

**Room 501 (B)**

**15:00 B-1-5**  
Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs  
T. Tezuka<sup>1</sup>, S. Nakaharai<sup>1</sup>, Y. Moriyama<sup>1</sup>, N. Hirashita<sup>1</sup>, N. Sugiyama<sup>1</sup>, A. Tanabe<sup>1</sup>, K. Usuda<sup>1</sup> and S. Takagi<sup>2,3</sup>, <sup>1</sup>MIRAI-ASET, <sup>2</sup>MIRAI-AIST and <sup>3</sup>Univ. of Tokyo, Japan

**Room 502 (C)**

**15:00 C-1-5**  
Electrical Characteristics of Porous Zeolite Interlayer Dielectrics  
T. Yoshino<sup>1</sup>, G. Guan<sup>2</sup>, N. Hata<sup>1</sup>, N. Fujii<sup>1</sup> and T. Kikkawa<sup>1,4</sup>, <sup>1</sup>MIRAI-ASRC-AIST, <sup>2</sup>ASRC-AIST, <sup>3</sup>MIRAI-ASET and <sup>4</sup>Hiroshima Univ., Japan

**Room 503 (D)**

**15:00 D-1-6**  
Thickness Effects on pH Response of HfO<sub>2</sub> Sensing Dielectric Improved by Rapid Thermal Annealing  
C. S. Lai, C. M. Yang and T. F. Lu, *Chang Gung Univ., Taiwan*

**15:15 D-1-7**  
Resonant Silicon Mass Sensor with Capacitive Readout  
S. J. Kim, T. Ono and M. Esashi, *Tohoku Univ., Japan*

**Room 504 (E)**

**15:00 E-1-6**  
Highly enhanced efficiency and stability of Photo- and Electro-Luminescence of Nano-Crystalline Porous Silicon by High-Pressure Water Vapor Annealing  
B. Gelloz<sup>1</sup> and N. Koshida<sup>1,2</sup>, <sup>1</sup>Tokyo Univ. of Agriculture and Technology and <sup>2</sup>Quantum 14 Co., Japan

**15:15 E-1-7**  
Higher luminance LEDs with nano-structured surface fabricated by self-assembled block-copolymer  
A. Fujimoto and K. Asakawa, *Corporate Research & Development Center, Toshiba, Japan*

**Room 505 (F)**

**15:00 F-1-6**  
Growth and Characterization of GaCrN/AlGaN/GaCrN Trilayer Structures  
M. S. Kim, Y. K. Zhou, S. Emura, S. Hasegawa and H. Asahi, *Osaka Univ., Japan*

**15:15 F-1-7**  
Controlled Growth of High Quality and Surface-Clean Multicomponent Thin Films for Nanoelectronics Applications by Using Substrates with Artificial Steps  
K. Endo<sup>1</sup>, P. Badica<sup>2,3</sup>, H. Sato<sup>4</sup> and H. Akoh<sup>4</sup>, <sup>1</sup>NeRI, AIST, <sup>2</sup>Tohoku Univ., <sup>3</sup>INCDEFM and <sup>4</sup>CERC, AIST, Japan

**Room 401 (G)**

**15:00 G-1-6**  
Fabrication of Fluoride Resonant Tunneling Diodes on V-grooved Si(100) Substrates  
S. Watanabe, T. Sugisaki, Y. Toriumi, M. Maeda and K. Tsutsui, *Tokyo Tech, Japan*

**15:15 G-1-7**  
High Peak-to-Valley Current Ratio of CdF<sub>2</sub>/CaF<sub>2</sub> Resonant Tunneling Diode grown on Si(100) substrates by Nanoarea Local Epitaxy  
T. Kanazawa<sup>1</sup>, A. Morosawa<sup>1</sup>, M. Watanabe<sup>1,2</sup> and M. Asada<sup>1,3</sup>, <sup>1</sup>Tokyo Tech, <sup>2</sup>SORST-IJT and <sup>3</sup>CREST-IJT, Japan

**Room 402 (H)**

**15:00 H-1-5**  
Improvement of Retention time by Hydrogen Penetration Slit in DRAM Integration with Triple Metallization.  
J. H. Lee, J. S. Park, I. G. Kim, T. S. Kim, S. H. Cheon, A. R. Hong, J. M. Chang, D. J. Kim, J. Y. Noh, Y. S. Kim, J. S. Yoon, K. H. Yang and K. Oh, *Samsung Electronics Co. Ltd., Korea*

**Room 403 (I)**

**15:00 I-1-6**  
High Speed AlGaIn/GaN MIS-HEMT with High Drain and Gate Breakdown Voltages  
S. Yagi<sup>1</sup>, M. Inada<sup>1</sup>, Y. Yamamoto<sup>1</sup>, G. Piao<sup>1</sup>, Y. Yano<sup>2</sup>, K. Hikosaka<sup>1</sup>, M. Shimizu<sup>1</sup> and H. Okumura<sup>1</sup>, <sup>1</sup>AIST and <sup>2</sup>Taiyo Nippon Sanso Corp., Japan

**15:15 I-1-7**  
Suppression of the leakage current of a Ni/Au Schottky Barrier Diode fabricated on AlGaIn/GaN heterostructure by oxidation  
S. C. Lee, M. W. Ha, J. C. Her, J. Y. Lim, K. S. Seo and M. K. Han, *Seoul National Univ., Korea*

Break

Break

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>15:45 C-1-6</b> Study on Reliability of Metal Fuse for Sub-100nm Technology D. Park, C. S. Hyun, H. C. Kim, H. J. Kang, T. H. Cho, S. G. Kim, H. J. Moon, J. W. Jung, K. Y. Lee and K. S. Oh, <i>Samsung Electronics Co. Ltd., Korea</i>	<b>Area 11: Micro / Nano Electromechanical and Bio-Systems</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-2: High-k Gate Dielectric Stacks II (15:45-17:45) Chairs: S. Miyazaki (Hiroshima Univ.) M. Niwa (Matsushita)	B-2: Mobility Enhancement Technology (15:45-17:25) Chairs: K. Ohuchi (Toshiba) D. Hisamoto (Hitachi)		D-2: Design and Packaging (15:45-17:15) Chairs: T. Ono (Tohoku Univ.) Y. Takamura (JAIST)	E-2: Lasers and LEDs (15:45-17:45) Chairs: O. Wada (Kobe Univ.) M. Ezaki (Toshiba)	F-2: Growth and Synthesis of New Materials II (15:45-17:15) Chairs: H. Asahi (Osaka Univ.) Y. Nanishi (Ritsumeikan Univ.)	G-2: Silicon Nanodevices (15:45-17:45) Chairs: Y. Takahashi (Hokkaido Univ.) M. Tabe (Shizuoka Univ.)	H-2: Flash Memory I (15:45-17:35) Chairs: T. Kobayashi (Hitachi) C. Hsu (eMemory Tech.)	I-2: Novel Devices and Applications (15:45-17:15) Chairs: S. Tanaka (NEC) S. Kuroda (Eudina Devices)
<b>15:45 A-2-1</b> Physical Origin of Fast Transient Charging in Hafnium Based Gate Dielectrics B. H. Lee <sup>1,2</sup> , R. Choi <sup>1</sup> , S. C. Song <sup>1</sup> , J. Sim <sup>1</sup> , C. D. Young <sup>1</sup> , G. Bersuker <sup>1</sup> , H. K. Park <sup>1,3</sup> and H. Hwang <sup>1</sup> , <sup>1</sup> International Sematech, <sup>2</sup> IBM and <sup>3</sup> GIST, USA	<b>15:45 B-2-1</b> Examination of the Universality of Hole Mobility in Strained-Si p-MOSFETs S. Takagi <sup>1</sup> , K. Takeda <sup>1</sup> , S. Sugahara <sup>1</sup> and T. Numata <sup>2</sup> , <sup>1</sup> Univ. of Tokyo and <sup>2</sup> MIRAI-ASET, Japan	<b>Area 2: Characterization and Materials Engineering for Device Integration</b>	<b>15:45 D-2-1 (Invited)</b> Programmable Self-Assembly Across the Micro and Nano Scales K. F. Böhringer, <i>Univ. of Washington, USA</i>	<b>15:45 E-2-1 (Invited)</b> Recent Trend in High-Speed/Low-Power-Consumption Light Sources for MAN/Ethernet Applications M. Aoki, S. Makino, J. Shimizu, H. Arimoto and K. Nakahara, <i>Hitachi, Ltd., Japan</i>	<b>15:45 F-2-1</b> Growth of Boron Nitride on 6H-SiC Substrate by Flow-rate Modulation Epitaxy Y. Kobayashi and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>	<b>15:45 G-2-1</b> Large Temperature Dependence of Coulomb Blockade Oscillations in Room-Temperature Operating Silicon Single-Hole Transistor M. Kobayashi, M. Saitoh and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	<b>15:45 H-2-1 (Invited)</b> Nitride-based Nonvolatile Memory and Role of SiON Dielectric Film for Performance Improvement T. Ishimaru <sup>1</sup> , N. Matsuzaki <sup>1</sup> , T. Hashimoto <sup>2</sup> and H. Kume <sup>1</sup> , <sup>1</sup> Hitachi, Ltd., <sup>2</sup> Renesas Technology Corp., Japan	<b>15:45 I-2-1</b> N-type Diamond Schottky Diodes M. Suzuki <sup>1</sup> , S. Koizumi <sup>2</sup> , M. Katagiri <sup>2,3</sup> , T. Ono <sup>1</sup> , N. Sakuma <sup>1</sup> , H. Yoshida <sup>1</sup> and T. Sakai <sup>1</sup> , <sup>1</sup> Toshiba Corp., <sup>2</sup> NIMS and <sup>3</sup> Univ. of Tsukuba, Japan
<b>16:05 A-2-2</b> Exact Trap Level Estimation of HfSiON Films with Various Atomic Compositions M. Koike, T. Ino, Y. Kamimuta, Y. Mitani and A. Nishiyama, <i>Toshiba Corp., Japan</i>	<b>16:05 B-2-2</b> Direct Measurement of Circuit Performance Enhancement under Mechanically Applied Uniaxial Strain T. Miyashita and T. Tanaka, <i>Fujitsu Labs. Ltd., Japan</i>	<b>16:05 C-2-1</b> Innovative Al Damascene Process for Nanoscale Interconnects K. I. Choi, S. H. Han, D. Y. Kim, S. Yun, J. W. Hong, S. W. Lee, B. H. Kim, S. T. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	<b>16:15 D-2-2</b> Integrated RF-MEMS Technology with Wafer-Level Encapsulation K. Kuwabara <sup>1</sup> , M. Urano <sup>1</sup> , J. Kodate <sup>1</sup> , N. Sato <sup>1</sup> , T. Sakata <sup>1</sup> , H. Ishii <sup>1</sup> , T. Kamei <sup>2</sup> , K. Kudou <sup>2</sup> , M. Yano <sup>2</sup> and K. Machida <sup>1</sup> , <sup>1</sup> NTT Microsystem Integration Labs. and <sup>2</sup> NTT Advanced Technology, Japan	<b>16:15 E-2-2</b> Optical 3R Wavelength Conversion by a combination of Self-pulsating DFB Laser and SOA-based Mach-Zehnder Interferometer S. Nishikawa <sup>1,2</sup> , M. Gotoda <sup>1,2</sup> , T. Nishimura <sup>1,2</sup> , T. Miyahara <sup>1,2</sup> , T. Hatta <sup>1,2</sup> , G. I. Hatakoshi <sup>1,2</sup> , K. Takagi <sup>1,2</sup> , T. Aoyagi <sup>1,2</sup> and Y. Tokuda <sup>1,2</sup> , <sup>1</sup> Mitsubishi Electric Corp. and <sup>2</sup> OITDA, Japan	<b>16:00 F-2-2</b> Flow-rate modulation epitaxy of wurtzite AlBN T. Akasaka and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>	<b>16:00 G-2-2</b> Very Sharp Room-Temperature Negative Differential Conductance in Silicon Single-Hole Transistor with High Voltage Gain K. Miyaji, M. Saitoh and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	<b>16:15 H-2-2</b> Study of Temperature Effect on Low V <sub>T</sub> State Behavior of NBit Cells E. Chen, K. F. Chen, N. K. Zous, I. Huang, L. Liu, Y. J. Chen, S. Chen, M. S. Chen, L. T. Ho, W. P. Lu, W. Ting, J. Ku, A. Weng, H. C. Liou and C. Y. Lu, <i>Macronix International Ltd., Corp., Taiwan</i>	<b>16:00 I-2-2</b> Sensing Mechanism of InP Hydrogen Sensors Using Pt Schottky Diodes Formed by Electrochemical Process T. Kimura, H. Hasegawa, T. Sato and T. Hashizume, <i>Hokkaido Univ., Japan</i>
<b>16:25 A-2-3</b> Influences of Initial Bulk Traps on Negative Bias Temperature Instability of HfSiON I. Hirano, T. Yamaguchi, Y. Mitani, R. Iijima, K. Sekine, M. Takayanagi, K. Eguchi and N. Fukushima, <i>Toshiba Corp., Japan</i>	<b>16:25 B-2-3</b> Unified Roughness Scattering Model Incorporating Scattering Component induced by Thickness Fluctuation in SOI MOSFETs T. Ishihara <sup>1</sup> , K. Uchida <sup>1</sup> , J. Koga <sup>1</sup> and S. Takagi <sup>2</sup> , <sup>1</sup> Toshiba Corp. and <sup>2</sup> Univ. of Tokyo, Japan	<b>16:25 C-2-2</b> Microstructural evolution of MIM capacitor prepared by ALD system at elevated temperature C. H. Lin, C. C. Wang, P. J. Tzeng, C. S. Liang, W. M. Lo, H. Y. Li, L. S. Lee, S. C. Lo, Y. W. Chou and M. J. Tsai, <i>Industrial Technology Research Inst., Taiwan</i>	<b>16:30 D-2-3</b> Thinning technology for lithium niobate wafer by surface activated bonding and chemical mechanical polishing C. C. Wu <sup>1</sup> , R. H. Horng <sup>1</sup> , D. S. Wu <sup>1</sup> , C. J. Ting <sup>2,3</sup> , H. Y. Tsai <sup>2</sup> and C. P. Chou <sup>1</sup> , <sup>1</sup> National Univ. of Chung-Hsing, <sup>2</sup> Industrial Technology Research Inst. and <sup>3</sup> National Chia Tung Univ., China	<b>16:30 E-2-3</b> Continuous-Wave Operation of 1.23μm Highly Strained InGaAs Quantum-Well Ridge Waveguide Lasers on GaAs Substrates M. Ezaki <sup>1,2</sup> , M. Kushibe <sup>1,2</sup> , R. Hashimoto <sup>1,2</sup> , G. I. Hatakoshi <sup>1,2</sup> , M. Nishioka <sup>1</sup> and Y. Arakawa <sup>1</sup> , <sup>1</sup> Univ. of Tokyo and <sup>2</sup> Toshiba Corp., Japan	<b>16:15 F-2-3</b> First-Principles Calculation of Bandgap Bowing Parameter for Wurtzite InAlGaN Quaternary Alloy using Large Supercell T. Takizawa <sup>1</sup> , S. Nakazawa <sup>1</sup> , T. Ueda <sup>1</sup> , T. Tanaka <sup>1</sup> and T. Egawa <sup>2</sup> , <sup>1</sup> Matsushita Electric and <sup>2</sup> Research Center for Nano-Device and System, Nagoya Inst. of Technology, Japan	<b>16:15 G-2-3</b> Multifunctional device by using a quantum dot array T. Kaizawa, T. Oya, M. Arita and Y. Takahashi, <i>Hokkaido Univ., Japan</i>	<b>16:35 H-2-3</b> NeoFlash <sup>®</sup> - True Logic Based 0.18μm Single Poly Embedded SONOS Flash H. M. Lee <sup>1</sup> , L. Lim <sup>2</sup> , S. M. Jung <sup>2</sup> , S. T. Woo <sup>2</sup> , H. M. Chen <sup>1</sup> , C. Y. Lin <sup>1</sup> , R. Shen <sup>1</sup> , C. D. Wang <sup>3</sup> , C. C. H. Hsu <sup>1</sup> and S. C. Sun <sup>2</sup> , <sup>1</sup> eMemory Technology Inc. and <sup>2</sup> Chartered Semiconductor Manufacturing, Taiwan	<b>16:15 I-2-3</b> Experimental Demonstration of Ideal Noise Shaping in Resonant Tunneling Delta-Sigma Modulator for High resolution, Wide Band A/D Converters K. Maezawa <sup>1</sup> , M. Sakou <sup>1</sup> , W. Matsubara <sup>1</sup> , T. Mizutani <sup>2</sup> and H. Matsuzaki <sup>2</sup> , <sup>1</sup> Nagoya Univ. and <sup>2</sup> NTT, Japan

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<p><b>16:45 A-2-4</b> NBTI Dependence on Dielectric Thickness in Ultra-scaled HfSiO Dielectric/ ALD-TiN Gate Stacks S. A. Krishnan<sup>1</sup>, M. Quevedo<sup>2</sup>, R. Harris<sup>3</sup>, P. D. Kirsch<sup>4</sup>, R. Choi<sup>1</sup>, B. H. Lee<sup>4</sup>, G. Bersuker<sup>1</sup>, J. Peterson<sup>1</sup>, H. J. Li<sup>1</sup>, C. Young<sup>1</sup> and J. C. Lee<sup>6</sup>, <sup>1</sup>International Sematech, <sup>2</sup>Texas Instruments, <sup>3</sup>AMD, <sup>4</sup>IBM, <sup>5</sup>Infineon and <sup>6</sup>Univ. of Texas at Austin, USA</p> <p><b>17:05 A-2-5</b> Improvement in the asymmetric Vfb shift of poly-Si/HfSiON/Si by inserting oxygen diffusion barrier layers into the interfaces Y. Kamimuta, M. Koyama, T. Ino, K. Sekine, M. Sato, K. Eguchi, M. Takayanagi, M. Tomita and A. Nishiyama, <i>Toshiba Corp., Japan</i></p> <p><b>17:25 A-2-6</b> Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States M. Sato, T. Aoyama, K. Sekine, T. Yamaguchi, I. Hirano, K. Eguchi and Y. Tsunashima, <i>Toshiba Corp., Japan</i></p>	<p><b>16:45 B-2-4</b> Physical Origins of Surface Carrier Density Dependences of Interface- and Remote-Coulomb Scattering Mobility in Si MOS Inversion Layer Y. Nakabayashi<sup>1</sup>, J. Koga<sup>1</sup>, T. Ishihara<sup>1</sup> and S. Takagi<sup>2</sup>, <sup>1</sup>Toshiba Corp. and <sup>2</sup>Univ. of Tokyo, Japan</p> <p><b>17:05 B-2-5</b> Improvement of Mobility on Ultra-thin Body SOI MOSFETs by Use of High Pressure Hydrogen Annealing Y. Son, M. S. Rahman, K. Im, M. Chang, H. Park and H. Hwang, <i>Gwangju Inst. of Science and Technology, Korea</i></p>	<p><b>16:45 C-2-3</b> New Three-Dimensional Integration Technology Using Chip-to-Wafer Bonding to Achieve Ultimate Super Chip Integration T. Fukushima, Y. Yamada, H. Kikuchi and M. Koyanagi, <i>Tohoku Univ., Japan</i></p> <p><b>17:05 C-2-4</b> Characteristics of Silicon-on-Low-K Insulator (SOLK) MOSFET with Metal Back-Gate Y. Yamada, H. Oh, T. Sakaguchi, T. Fukushima and M. Koyanagi, <i>Tohoku Univ., Japan</i></p> <p><b>17:25 C-2-5 (Invited)</b> Integration Challenges for Carbon Nanotubes F. Kreupl, M. Liebau, R. Seidel, A. P. Graham, G. S. Duesberg and E. Unger, <i>Infineon, Germany</i></p>	<p><b>16:45 D-2-4</b> Magnetic capture of a single magnetic nanoparticle using nano-electromagnets H. K. Kim<sup>1</sup>, S. H. Hong<sup>1</sup>, S. W. Hwang<sup>1,2</sup>, J. S. Hwang<sup>2</sup>, D. Ahn<sup>2</sup>, S. Seong<sup>1</sup> and T. H. Park<sup>3</sup>, <sup>1</sup>Korea Univ., <sup>2</sup>Inst. of Quantum Information Processing and Systems and <sup>3</sup>Seoul National Univ., Korea</p> <p><b>17:00 D-2-5</b> Beam forming in solids with a microstructured surface J. Kapelewski and B. Lila, <i>Military Univ. of Technology, Poland</i></p>	<p><b>16:45 E-2-4</b> MBE Growth and Characterization of InGaAsSbN Quantum Well Laser Diodes at 2 μm Wavelength Region grown on InP Substrates Y. Kawamura<sup>1,2</sup>, T. Nakagawa<sup>1</sup> and N. Inoue<sup>1</sup>, <sup>1</sup>Osaka Prefecture Univ. and <sup>2</sup>CREST-JST, Japan</p> <p><b>17:00 E-2-5</b> High Power operation of GaN-based laser diode with high slope efficiency K. Kuramoto<sup>1</sup>, A. Ohno<sup>1</sup>, T. Yamada<sup>2</sup>, H. Okagawa<sup>2</sup>, Z. Kawazu<sup>1</sup>, K. Kawasaki<sup>1</sup>, N. Tomita<sup>1</sup>, K. Shiozawa<sup>1</sup>, K. Kanamoto<sup>1</sup>, H. Watanabe<sup>1</sup>, M. Takemi<sup>1</sup>, T. Yagi<sup>1</sup>, H. Murata<sup>2</sup> and A. Shima<sup>1</sup>, <sup>1</sup>Mitsubishi Electric Corp. and <sup>2</sup>Mitsubishi Cable Industries, Ltd., Japan</p> <p><b>17:15 E-2-6</b> High Power Operation of 660-nm Laser Diodes with a Long Cavity K. Shibata, H. Nishiguchi, Y. Yoshida, M. Sasaki, K. I. Ono, T. Yagi and A. Shima, <i>Mitsubishi Electric Corp., Japan</i></p> <p><b>17:30 E-2-7</b> Improvements in for N-Side-Up GaN/Mirror/Si LEDs Using High Reflective Ohmic Contacts S. H. Huang<sup>1</sup>, D. S. Wu<sup>1,2</sup>, K. F. Pan<sup>3</sup> and R. H. Horng<sup>3</sup>, <sup>1</sup>National Chung Hsing Univ., <sup>2</sup>National Formosa Univ. and <sup>3</sup>National Chung Hsing Univ., Taiwan</p>	<p><b>16:30 F-2-4</b> InGaN quantum wells with small potential fluctuation T. Akasaka, H. Gotoh, H. Nakano and T. Makimoto, <i>NTT Basic Research Labs., Japan</i></p> <p><b>16:45 F-2-5</b> Triple Luminescence Peaks Observed in the InGaAsN/GaAs Single Quantum Well Grown by MOVPE W. C. Chen, Y. K. Su, R. W. Chuang and S. H. Hsu, <i>National Cheng Kung Univ., Taiwan</i></p> <p><b>17:00 F-2-6</b> Growth and characteristics of GaNAs/GaAs MQW by molecular beam epitaxy K. Takao<sup>1</sup>, K. Fujii<sup>1</sup>, H. Miyagawa<sup>1</sup>, N. Tsurumachi<sup>1</sup>, H. Itoh<sup>1</sup>, N. Sumida<sup>1</sup>, S. Nakanishi<sup>1</sup>, H. Akiyama<sup>2</sup> and S. Koshiba<sup>1</sup>, <sup>1</sup>Univ. of Kagawa and <sup>2</sup>Univ. of Tokyo, Japan</p>	<p><b>16:45 G-2-5</b> Artificial Dislocation Network in Silicon-on-Insulator Layer for Single-Electron Devices Y. Ishikawa, C. Yamamoto and M. Tabе, <i>Shizuoka Univ., Japan</i></p> <p><b>17:00 G-2-6</b> Characterization of MultiStep Electron Charging to Silicon-Quantum-Dot Floating Gate by Applying Pulsed Gate Biases T. Nagai, M. Ikeda, Y. Shimizu, S. Higashi and S. Miyazaki, <i>Hiroshima Univ., Japan</i></p> <p><b>17:15 G-2-7</b> Studies on MOSFET Low-Frequency Noise for Electrometer Applications N. Clement, H. Inokawa and Y. Ono, <i>NTT Basic Research Labs., Japan</i></p> <p><b>17:30 G-2-8</b> Fowler-Nordheim current oscillations in Si(111)/SiO<sub>2</sub>/twisted-Si(111) tunneling structures D. Moraru<sup>1</sup>, H. Kato<sup>1</sup>, S. Horiguchi<sup>2</sup>, Y. Ishikawa<sup>1</sup>, H. Ikeda<sup>1</sup> and M. Tabе<sup>1</sup>, <sup>1</sup>Shizuoka Univ. and <sup>2</sup>Akita Univ., Japan</p>	<p><b>16:55 H-2-4</b> Program Boosting with Local Short-Channel-Effect (LSCE) Unique to Charge Trapping Memory Using Hot-Carrier-Injection T. Kobayashi<sup>1</sup>, H. Tomiye<sup>1</sup>, O. Oka<sup>1</sup>, H. Futai<sup>2</sup>, S. Hara<sup>1</sup>, K. Koyama<sup>1</sup> and T. Oda<sup>1</sup>, <sup>1</sup>Sony Corp. and <sup>2</sup>Sony Semiconductor Kyushu Corp., Japan</p> <p><b>17:15 H-2-5</b> Data Retention Characteristics of MONOS Devices with High-k Dielectrics and High-work Function Metal-gates for Multi-gigabit Flash Memory J. S. Lee, C. S. Kang, Y. C. Shin, C. H. Lee, K. T. Park, J. S. Sel, V. Kim, B. I. Choe, J. S. Sim, J. Choi and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i></p>	<p><b>16:30 I-2-4</b> Novel Differential-Mode RTD/HBT MOBILE-based D-Flip Flop IC Y. Jeong, T. Kim and K. Yang, <i>KAIST, Korea</i></p> <p><b>16:45 I-2-5</b> High-Speed Digital Circuits Using RTD as Load-Element H. Kim, S. Yeon, S. Song, S. Park and K. Seo, <i>Seoul National Univ., Korea</i></p> <p><b>17:00 I-2-6</b> Low leakage gate current of InP transistors with hot electron extracted by attractive potential around i-InP/metal gate Y. Miyamoto<sup>1,2</sup>, R. Nakagawa<sup>1</sup>, I. Kashima<sup>1</sup>, M. Ishida<sup>1</sup> and K. Furuya<sup>1,2</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>CREST-JST, Japan</p>

18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)

18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)

# Wednesday, September 14

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>			<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 8: Advanced Material and Crystal Growth Technology</b>	<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 4: Advanced Memory Technology</b>	
A-3: High-k Gate Dielectric Stacks III (9:15-10:15) Chairs: J. Yugami (Renesas), Y. Nara (Selete)	B-3: Carrier Transport I (9:15-10:15) Chairs: H. C. Lin (National Chiao Tung Univ.), M. Ogawa (Kobe Univ.)			E-3: Photonic Crystals and Light Control (9:15-10:30) Chairs: S. Noda (Kyoto Univ.), M. Tokushima (NEC)	F-3: Nanostructure Fabrications (9:15-10:30) Chairs: S. Shimomura (Osaka Univ.), H. Yamaguchi (NTT)	G-3: Quantum Information Devices (9:15-10:30) Chairs: T. Usuki (Fujitsu), T. Fujisawa (NTT)	H-3: SRAM (9:15-10:15) Chairs: C. Hsu (eMemory Tech.), Y. Yamauchi (Sharp)	
<b>9:15 A-3-1</b> Dielectric Constant Behavior of Hf-O-N System T. Ino, Y. Kamimuta, M. Suzuki, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	<b>9:15 B-3-1</b> Impact of The Improved High Performance Si(110) Oriented MOSFETs by Using Accumulation-Mode Fully Depleted SOI Devices W. Cheng, A. Teramoto, M. Hirayama, S. Sugawa and T. Ohmi, <i>Tohoku Univ., Japan</i>			<b>9:15 E-3-1</b> Design and Simulation of Ring Resonator Switches using Electro-Optic Materials Y. Tanushima and S. Yokoyama, <i>Hiroshima Univ., Japan</i>	<b>9:15 F-3-1 (Invited)</b> Quantum Dots, Quantum Dot Molecules and Quantum Dot Crystals O. G. Schmidt <sup>1</sup> , A. Rastelli <sup>1</sup> , M. Stoffel <sup>1</sup> , G. J. Beirne <sup>2</sup> , C. Hermannstaedter <sup>2</sup> and P. Micher <sup>2</sup> , <sup>1</sup> Max-Planck-Inst. fuer Festkoerperforschung and <sup>2</sup> Universitaet Stuttgart, Germany	<b>9:15 G-3-1 (Invited)</b> Probing Charge and Spin Excitations in Quantum Dots and Molecules J. J. Finley, H. J. Krenner, E. Clark, M. Kroutvar, D. Heiss, S. Schäck, M. Bichler and G. Abstreiter, <i>Walter Schottky Inst., Germany</i>	<b>9:15 H-3-1</b> High Density and Ultra-Low Power Mobile SRAM Using the Novel Double S <sup>2</sup> (Stacked Single-crystal Silicon) Technology and KrF lithography K. Kwak, W. Cho, J. Kim, J. Shim, H. Lim, J. Jeong, C. Hong, J. Kim, H. Cho, B. Choi, J. Kim, S. Kwon, S. M. Jung and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	
<b>9:35 A-3-2</b> Permittivity Enhancement of Hf <sub>0.1</sub> Si <sub>0.9</sub> O <sub>2</sub> Film with High Temperature Annealing K. Tomida, K. Kita and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>9:35 B-3-2</b> Si Substrate Orientation Induced Worse Hot Carrier Degradation in Novel (110)/<111'> Oriented Devices S. Chiang, M. F. Lu, Y. C. Liu, S. Huang-Lu, W. T. Shiau and S. C. Chien, <i>United Microelectronics Corp., Taiwan</i>			<b>9:30 E-3-2</b> Optical Properties of Line-Defect Waveguides in Square-Lattice-of-Pillars Photonic Crystals for Optical Buffer Application M. Tokushima, J. Ushida, A. Gomyo and K. Shinoda, <i>NEC Corp., Japan</i>	<b>9:45 F-3-2</b> Formation of Germanium-Rich Nanodots by Selective Oxidation of An As-Deposited Thin Hydrogenated Amorphous Silicon-Germanium Layer S. Y. Lo, P. J. Wu, R. H. Yeh and J. W. Hong, <i>National Central Univ., Taiwan</i>	<b>9:45 G-3-2</b> Pulse Area Control of the Exciton Rabi Oscillation in InAs/GaAs Single Quantum Dot K. Goshima <sup>1,2</sup> , K. Komori <sup>1,2</sup> , S. Yamauchi <sup>1,2</sup> , I. Morohashi <sup>1,2</sup> , A. Shikanai <sup>1,2</sup> and T. Sugaya <sup>1,2</sup> , <sup>1</sup> AIST and <sup>2</sup> CREST-JST, Japan	<b>9:35 H-3-2</b> Highly Reliable and Manufacturable Low-Temperature Plasma Assisted Oxidation for High Density SRAM with Double Stacked Cell Structure C. S. Kim, Y. J. Noh, J. H. Heo, D. C. Kim, Y. G. Shin, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	
<b>9:55 A-3-3</b> Thermal Stability Improvements for HfO <sub>2</sub> by Fluorine Implantation C. S. Lai <sup>1</sup> , W. C. Wu <sup>2</sup> , J. C. Wang <sup>3</sup> and T. S. Chao <sup>2</sup> , <sup>1</sup> Chang Gung Univ. and <sup>2</sup> National Chiao Tung Univ., <sup>3</sup> Nanya Technology Corp., Taiwan	<b>9:55 B-3-3</b> Device Design of High-Speed Source-Heterojunction-MOS-Transistors (SHOT) under 10-nm Regime T. Mizuno <sup>1,2</sup> and S. Takagi <sup>1,3</sup> , <sup>1</sup> MIRAI-AIST, <sup>2</sup> Kanagawa Univ. and <sup>3</sup> Univ. of Tokyo, Japan			<b>9:45 E-3-3</b> Highly Enhanced Speed and Efficiency of Si Nano-Photodiode with a Surface-Plasmon Antenna J. Fujikata, T. Ishi, K. Makita, T. Baba and K. Ohashi, <i>NEC Corp., Japan</i>	<b>10:00 F-3-3</b> Study of InGaN red emission multiple Quantum Dots T. C. Wang <sup>1</sup> , H. C. Kuo <sup>2</sup> , C. E. Tsai <sup>1</sup> , M. Y. Tsai <sup>2</sup> , J. T. Hsu <sup>1</sup> and T. D. Lee <sup>1</sup> , <sup>1</sup> Industrial Technology Research Inst. and <sup>2</sup> National Chiao Tung Univ., Taiwan	<b>10:00 G-3-3</b> Development of Electrically Driven Single-Photon Emitter at Optical Fiber Bands T. Miyazawa <sup>1</sup> , J. Tatebayashi <sup>1</sup> , T. Nakaoka <sup>1</sup> , M. Takatsu <sup>1</sup> , S. Ishida <sup>1</sup> , S. Iwamoto <sup>1</sup> , K. Takemoto <sup>2</sup> , S. Hirose <sup>2</sup> , T. Usuki <sup>2</sup> , N. Yokoyama <sup>2</sup> and Y. Arakawa <sup>1</sup> , <sup>1</sup> Univ. of Tokyo and <sup>2</sup> Fujitsu Labs. Ltd., Japan		

**10:00 E-3-4 (Invited)**  
Slow Light Using  
Semiconductor  
Quantum Wells and  
Quantum Dots for  
Future Optical  
Networks  
S. L. Chuang, S. W. Chang  
and H. Su, *Univ. of Illinois  
at Urbana Champaign,  
USA*

**10:15 F-3-4**  
Selective Formation of  
Self-Organized InAs  
QDs on Patterned GaAs  
Substrates by  
Molecular Beam  
Epitaxy  
A. Ueta<sup>1</sup>, K. Akahana<sup>1</sup>,  
S. Gozu<sup>1</sup>, N. Yamamoto<sup>1</sup>  
and N. Ohtani<sup>2</sup>, <sup>1</sup>*National  
Inst. of Information and  
Communications  
Technology and <sup>2</sup>Doshisha  
Univ., Japan*

**10:15 G-3-4**  
Real-time observation  
of charge state transi-  
tions in a double quan-  
tum dot  
T. Hayashi<sup>1</sup>, T. Fujisawa<sup>1,2</sup>,  
R. Tomita<sup>2</sup> and  
Y. Hirayama<sup>1,3</sup>, <sup>1</sup>*NTT Basic  
Research Labs.*, <sup>2</sup>*Tokyo  
Tech and <sup>3</sup>SORST-JST,  
Japan*

## Break

**Area 1: Advanced  
Gate Stack / Si  
Processing Science**

A-4: Characterization  
of Gate Dielectrics  
(10:45-12:15)  
Chairs: H. Satake  
(ASET)  
K. Shiraishi  
(Univ. of  
Tsukuba)

**10:45 A-4-1 (Invited)**  
Nanoscale  
Observations for  
Degradation  
Phenomena in SiO<sub>2</sub> and  
High-k Gate Insulators  
using Conductive-  
Atomic Force  
Microscopy  
S. Zaima, A. Seko,  
M. Sakashita, H. Kondo,  
A. Sakai and M. Ogawa,  
*Nagoya Univ., Japan*

**11:15 A-4-2**  
A novel inversion pulse  
measurement technique  
to investigate transient  
charging characteristics  
in high-k NMOS transi-  
stors  
R. Choi<sup>1</sup>, B. H. Lee<sup>2</sup>,  
H. K. Park<sup>3</sup>, C. D. Young<sup>1</sup>,  
J. H. Sim<sup>1</sup>, S. C. Song<sup>1</sup> and  
G. Bersuker<sup>1</sup>, <sup>1</sup>*International  
Sematech*, <sup>2</sup>*IBM and <sup>3</sup>GIST,  
USA*

**Area 3: CMOS  
Devices / Device  
Physics**

B-4: Carrier Transport  
Modeling  
(10:45-12:05)  
Chairs: M. Ogawa  
(Kobe Univ.)  
K. Kurimoto  
(Matsushita  
Electric)

**10:45 B-4-1**  
Effects of Electron-  
Phonon Interaction on  
Transport  
Characteristics of Sub-  
10-nm Bulk-MOSFETs  
H. Takeda and N. Mori,  
*Osaka Univ., Japan*

**11:05 B-4-2**  
Suppression of the  
rebound of hot-electrons  
from the drain region in  
ballistic transport due to  
device geometry: A Monte  
Carlo study  
T. Kurusu and K. Natori,  
*Univ. of Tsukuba, Japan*

**Short Presentation  
P1, P2 and P4  
(10:30-12:15)**  
Chair: H. Matsuoka  
(Hitachi)

**Short Presentation  
P6, P7, P8 and P9  
(10:30-12:15)**  
Chair: Y. Hirayama  
(NTT)

## Break

**Area 7: Photonic  
Devices and Device  
Physics**

E-4: Si Photonics and  
Optical Interconnects  
(10:45-12:15)  
Chairs: M. Tokushima  
(NEC)  
M. Ezaki  
(Toshiba)

**10:45 E-4-1**  
Novel Laser Diode  
Structure consisting of  
a Si Waveguide and  
Compound-  
Semiconductor MQW  
layers for Si Platform  
Integration  
S. Kodama<sup>1,2</sup>, H. Park<sup>1</sup>,  
A. Fang<sup>1</sup> and J. E. Bowers<sup>1</sup>,  
<sup>1</sup>*Univ. of California Santa  
Barbara and <sup>2</sup>NTT, Japan*

**11:00 E-4-2**  
Electroluminescence  
from MOS Capacitors  
with Si Implanted  
Oxide on p-type and n-  
type Si Substrate  
T. Matsuda<sup>1</sup>, T. Ibe<sup>1</sup>,  
K. Nishihara<sup>1</sup>, H. Iwata<sup>1</sup>,  
S. Iwatsubo<sup>2</sup> and  
T. Ohzone<sup>1</sup>, <sup>1</sup>*Toyama  
Prefectural Univ.*, <sup>2</sup>*Toyama  
Industrial Technology  
Center and <sup>3</sup>Okayama  
Prefectural Univ., Japan*

**Area 8: Advanced  
Material Synthesis  
and Crystal Growth  
Technology**

F-4: Si and Related  
Materials  
(10:45-12:15)  
Chairs: O. G. Schmidt  
(Max-Planck-  
Inst.)  
S. Miyazaki  
(Hiroshima  
Univ.)

**10:45 F-4-1**  
Creation of Strained  
and Relaxed SiGe films  
simultaneously through  
Ge condensation on  
SOI  
M. Mukherjee-Roy,  
A. Agarwal, C. H. Tung,  
R. Kumar, L. K. Bera,  
N. Balasubramanian and  
D. L. Kwong, *Inst. of  
Microelectronics,  
Singapore*

**11:00 F-4-2**  
A Novel Approach to  
fabricate High Ge con-  
tent SiGe on Insulator  
from Amorphous SiGe  
deposited on SOI  
wafers  
S. Balakumar<sup>1</sup>, F. Gao<sup>1,2</sup>,  
S. J. Lee<sup>3</sup>, C. H. Tung<sup>1</sup>,  
R. Kumar<sup>1</sup>, T. Sudhiranjan<sup>3</sup>,  
Y. L. Foo<sup>1</sup>,  
N. Balasubramanian<sup>1</sup> and  
D. L. Kwong<sup>1</sup>, *Inst. of  
Microelectronics*, <sup>2</sup>*National  
Univ. of Singapore and  
<sup>3</sup>Inst. of Materials Research  
and Engineering,  
Singapore*

**Area 9: Physics and  
Applications of Novel  
Functional Materials  
and Devices**

G-4: Novel Devices I  
(10:45-12:00)  
Chairs: K. Ishibashi  
(RIKEN)  
H. Mizuta  
(Tokyo Tech)

**10:45 G-4-1**  
Acoustic Emission  
Characteristics of  
Nanocrystalline Porous  
Silicon Device Driven  
as an Ultrasonic  
Speaker  
K. Tsubaki<sup>1</sup>, T. Komoda<sup>1</sup>  
and N. Koshida<sup>2</sup>,  
<sup>1</sup>*Matsushita Electric and  
<sup>2</sup>Tokyo Univ. of Agriculture  
and Technology, Japan*

**11:00 G-4-2**  
Superconducting  
Proximity Effect on  
Piezoresistance in a  
Superconductor-  
Semiconductor  
Junction  
H. Okamoto<sup>1</sup>, T. Akazaki<sup>1</sup>,  
M. Ueki<sup>2</sup> and  
H. Yamaguchi<sup>1</sup>, <sup>1</sup>*NTT Basic  
Research Labs.* and <sup>2</sup>*NTT  
Electronics Techno Corp.,  
Japan*

**Area 4: Advanced  
Memory Technology**

H-4: Flash Memory II  
(10:45-11:45)  
Chairs: Y. Yamauchi  
(Sharp)  
T. Kobayashi  
(Hitachi)

**10:45 H-4-1**  
Feasibility analysis of  
direct tunneling  
through medium-k  
dielectrics for embed-  
ded RAM applications  
B. Govoreanu<sup>1</sup>,  
R. Degraeve<sup>1</sup>,  
T. Kauerauf<sup>1,2</sup>, W. Magnus<sup>1</sup>,  
D. Wellekens<sup>1</sup>,  
G. Groeseneken<sup>1,2</sup> and  
J. V. Houdt<sup>1</sup>, <sup>1</sup>*IMEC and  
<sup>2</sup>Katholieke Univ. Leuven,  
Belgium*

**11:05 H-4-2**  
Impact of V<sub>th</sub> interfer-  
ence suppression using  
a novel Poly Si shield  
on FLASH memories.  
T. Fukumura, S. Shimizu,  
Y. Ikeda, M. Shimizu,  
M. Fujinaga, K. Ishikawa,  
F. Ohta, A. Fukasawa,  
T. Yoshitake, K. Hirao,  
O. Tsuchiya and Y. Ohji,  
*Renesas Technology Corp.,  
Japan*

**Short Presentation  
P3, P5, P10 and P11  
(10:30-12:15)**  
Chair: T. Ichiki  
(Univ. of Tokyo)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------

**11:35 A-4-3**  
Evidence of Electrical and Structural Evolution of Gate Dielectric Breakdown Observed by Conductive Atomic Force Microscopy  
L. Zhang and Y. Mitani, *Toshiba Corp., Japan*

**11:25 B-4-3**  
A First Principles Study on Electronic Band Structures of Nano-Scaled SOI Films  
Y. Teratani, T. Ando, H. Tsuchiya and T. Miyoshi, *Kobe Univ., Japan*

**11:55 A-4-4**  
Characterization of Novel HfTiO Gate Dielectrics Post-treated by NH<sub>3</sub> Plasma and Ultra-violet Rays  
J. C. Wang<sup>1</sup>, W. C. Wu<sup>1</sup>, C. S. Lai<sup>1</sup>, J. W. Lee<sup>1</sup>, K. C. Chiang<sup>2</sup>, D. C. Shie<sup>2</sup>, T. F. Lei<sup>3</sup> and C. L. Lee<sup>3</sup>,  
<sup>1</sup>Nanya Technology Corp.,  
<sup>2</sup>National Chiao Tung Univ.,  
<sup>3</sup>Chang Gung Univ. and  
<sup>4</sup>National Nano Device Labs., Taiwan

**11:45 B-4-4**  
Development of Electric Conductivity Simulator Based on Tight-Binding Quantum Chemical Molecular Dynamics  
H. Tsuboi<sup>1</sup>, H. Setogawa<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, M. Kubo<sup>2</sup>, E. Broclawik<sup>1</sup> and A. Miyamoto<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and  
<sup>2</sup>PRESTO-JST, Japan

**11:15 E-4-3**  
Investigation of  $\beta$ -FeSi<sub>2</sub>/Si Heterostructures by Photoluminescence with Different Optical Configurations  
Y. Terai<sup>1</sup>, Y. Maeda<sup>2</sup>, K. Akiyama<sup>2</sup> and Y. Fujiwara<sup>1</sup>,  
<sup>1</sup>Osaka Univ.,  
<sup>2</sup>Kyoto Univ. and  
<sup>3</sup>Kanagawa Industrial Technology Research Inst., Japan

**11:15 F-4-3**  
Influence of H<sub>2</sub>/SiH<sub>4</sub> Ratio on the Deposition Rate and Morphology of Polycrystalline Silicon Films Deposited by Atmospheric Pressure Plasma CVD  
H. Ohmi<sup>1</sup>, H. Kakiuchi<sup>1</sup>, K. Yasutake<sup>1</sup>, Y. Nakahama<sup>2</sup>, Y. Ebata<sup>2</sup>, Y. Kumayasu<sup>1</sup> and Y. Mori<sup>1</sup>,  
<sup>1</sup>Osaka Univ. and  
<sup>2</sup>Sharp, Japan

**11:15 G-4-3**  
Room Temperature Electroluminescence of CdF<sub>2</sub>/CaF<sub>2</sub> Inter-sub-band Transition Laser Structures grown on Si Substrate  
K. Jinen<sup>1</sup>, T. Kikuchi<sup>1</sup>, M. Watanabe<sup>1,2</sup> and M. Asada<sup>1,3</sup>,  
<sup>1</sup>Tokyo Tech,  
<sup>2</sup>SORST-JST and  
<sup>3</sup>CREST-JST, Japan

**11:25 H-4-3**  
Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile  
W. H. Kwon<sup>1</sup>, J. I. Han<sup>1</sup>, B. Kim<sup>2</sup>, C. K. Baek<sup>2</sup>, S. P. Sim<sup>1</sup>, W. H. Lee<sup>1</sup>, J. H. Han<sup>1</sup>, C. Jung<sup>1</sup>, H. K. Lee<sup>1</sup>, Y. K. Jang<sup>1</sup>, J. H. Park<sup>1</sup>, D. M. Kim<sup>2</sup>, C. K. Park<sup>1</sup> and K. Kim<sup>1</sup>,  
<sup>1</sup>Samsung Electronics Co. Ltd. and  
<sup>2</sup>Korea Inst. for Advanced Study, Korea

**11:30 E-4-4**  
Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors  
T. Tabei<sup>1</sup>, K. Maeda<sup>2</sup>, S. Yokoyama<sup>1</sup> and H. Sunami<sup>1</sup>,  
<sup>1</sup>Hiroshima Univ. and  
<sup>2</sup>Central Glass Co., LTD, Japan

**11:30 F-4-4**  
Epitaxial Growth of Ferromagnetic Silicide Fe<sub>3</sub>Si on Si (111) Substrate  
T. Sadoh, H. Takeuchi, K. Ueda, A. Kenjo and M. Miyao,  
*Kyushu Univ., Japan*

**11:30 G-4-4**  
Electroluminescence of Oxygen Deficient YAlO<sub>3</sub> Crystals  
M. Ando<sup>1</sup>, T. Sakaguchi<sup>1</sup>, A. Yamanaka<sup>2</sup>, Y. Kawabe<sup>2</sup> and E. Hanamura<sup>2</sup>,  
<sup>1</sup>CREST-JST and  
<sup>2</sup>Chitose Inst. of Science & Technology & CREST-JST, Japan

**11:45 E-4-5**  
Multi-Chip Shared-Memory Module with Optical Interconnection for Parallel Processor System  
H. Kuribara, H. Hashimoto, T. Fukushima and M. Koyanagi,  
*Tohoku Univ., Japan*

**11:45 F-4-5**  
Nanoporous Ultra Low-k Dielectrics Prepared with Covalently Bonded Adamantylphenol Pore Generators  
B. J. Cha, S. Kim and K. Char,  
*Seoul National Univ., Korea*

**11:45 G-4-5**  
Resonant terahertz photomixing in integrated HEMT-QWIP device  
V. Ryzhii<sup>1</sup>, M. Ryzhii<sup>1</sup>, I. Khmyrova<sup>1</sup>, T. Otsuji<sup>2</sup> and M. S. Shur<sup>3</sup>,  
<sup>1</sup>Univ. of Aizu,  
<sup>2</sup>Tohoku Univ. and  
<sup>3</sup>Rensselaer Polytechnic Inst, Japan

**12:00 E-4-6**  
A 51,272-gate-count Dynamic Optically Reconfigurable Gate Array in a standard 0.35 $\mu$ m CMOS Technology  
M. Watanabe and F. Kobayashi,  
*Kyushu Inst. Of Technology, Japan*

**12:00 F-4-6**  
Surface Hall Potentiometry to Characterize Functional Semiconductor Films  
K. Arima, K. Hiwa, R. Nakaoka and M. Morita,  
*Osaka Univ., Japan*

Lunch

13:00–15:00 Poster Session (Reception Hall, 3F)

Lunch

13:00–15:00 Poster Session (Reception Hall, 3F)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Area 2: Characterization and Materials Engineering for Device Integration</b>	<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 11: Micro / Nano Electromechanical and Bio-Systems</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-5: Characterization & Reliability of Gate Dielectrics (15:15-16:35) Chairs: S. Miyazaki (Hiroshima Univ.) B. Mizuno (UJT Lab.)	B-5: Advanced CMOS Technology II (15:15-16:45) Chairs: K. Ohuchi (Toshiba) D. Hisamoto (Hitachi)	C-5: Characterization (15:15-16:45) Chairs: N. Hata (AIST) F. Mizuno (Meisei Univ.)	D-5: Antennas and Sensor (15:15-16:35) Chairs: K. Masu (Tokyo Tech) R. Fujimoto (Toshiba)	E-5: Detectors and Sensors I (15:15-16:45) Chairs: T. Hatta (Mitsubishi Electric) K. Komori (AIST)	F-5: Molecular Electronics and Physics I (15:15-16:45) Chairs: K. Kudo (Chiba Univ.) Y. Ohmori (Osaka Univ.)	G-5: Novel Devices II (15:15-16:45) Chairs: K. Matsumoto (Osaka Univ.) Y. Takahashi (Hokkaido Univ.)	H-5: Bio Sensors and Chips I (15:15-16:45) Chairs: H. Tabata (Osaka Univ.) H. Sugihara (Matsushita Electric)	I-5: Nitride Devices (15:15-16:45) Chairs: T. Hashizume (Hokkaido Univ.) T. Enoki (NTT)
<b>15:15 A-5-1</b> Thermal Degradation of HfSiON Dielectrics Caused by TiN Gate Electrodes and Its Impact on Electrical Properties H. Watanabe <sup>1</sup> , S. Yoshida <sup>1</sup> , Y. Watanabe <sup>1</sup> , T. Shimura <sup>1</sup> , K. Yasutake <sup>1</sup> , Y. Akasaka <sup>2</sup> , Y. Nara <sup>3</sup> , K. Nakamura <sup>2</sup> and K. Yamada <sup>4</sup> , <sup>1</sup> Osaka Univ., <sup>2</sup> SELETE and <sup>3</sup> Waseda Univ., Japan	<b>15:15 B-5-1 (Invited)</b> Perspective on Emerging Devices and their Impact on Scaling Technologies S. Biesemans, <i>IMEC, Belgium</i>	<b>15:15 C-5-1 (Invited)</b> Nano-meter order Structures of Porous Low-k Films and their Impacts on Cu/Low-k Processes M. Shimada <sup>1</sup> , J. Shimanuki <sup>2</sup> , Y. Otsuka <sup>3</sup> , T. Harada <sup>4</sup> , Y. Inoue <sup>5</sup> and S. Ogawa <sup>1</sup> , <sup>1</sup> SELETE, <sup>2</sup> NIS-SAN ARC, Ltd. and <sup>3</sup> Toray Research Center, Japan	<b>15:15 D-5-1</b> An SOI-CMOS Active Magnetic Probe for High-Frequency Electromagnetic Emissions S. Aoyama <sup>1</sup> , S. Kawahito <sup>1</sup> , T. Yasui <sup>2</sup> and M. Yamaguchi <sup>3</sup> , <sup>1</sup> Shizuoka Univ. and <sup>2</sup> Tohoku Univ., Japan	<b>15:15 E-5-1</b> Active Pixel Sensor Using a PMOSFET-Type Photodetector with a Transfer Gate for Variable Photosensitivity S. H. Seo, S. H. Lee, M. Y. Do, J. K. Shin and P. Choi, <i>Kyungpook National Univ., Korea</i>	<b>15:15 F-5-1 (Invited)</b> Recent Progress of Organic Transistor Integrated Circuits for Large-Area Sensor Applications T. Someya, T. Sakurai, T. Sekitani, H. Kawaguchi, S. Iba, Y. Kato and Y. Noguchi, <i>Univ. of Tokyo, Japan</i>	<b>15:15 G-5-1</b> Fabrication of Defect-Free Sub-10 nm Si Nanocolumn for Quantum Effect Devices Using Cl Neutral Beam Process T. Kubota <sup>1</sup> , J. K. Chen <sup>1</sup> , Y. Uraoka <sup>2</sup> , T. Fuyuki <sup>2</sup> , I. Yamashita <sup>2,3</sup> , S. Yamasaki <sup>4</sup> and S. Samukawa <sup>1</sup> , <sup>1</sup> Tohoku Univ., <sup>2</sup> Nara Inst. of Science and Technology, <sup>3</sup> Matsushita Electric and <sup>4</sup> AIST, Japan	<b>15:15 H-5-1 (Invited)</b> Bionanotechnology with Membrane Proteins: Mechanics and Electronics S. A. Contera <sup>1</sup> , K. Voitchovsky <sup>1</sup> , H. Hammett <sup>1</sup> , C. S. Ramanujan <sup>1</sup> , N. Toledo <sup>2</sup> , V. Lemaître <sup>1</sup> , M. de Planque <sup>1</sup> , A. Watts <sup>1</sup> , K. Sumitomo <sup>2</sup> , K. Torimitsu <sup>2</sup> and J. F. Ryan <sup>1</sup> , <sup>1</sup> Univ. of Oxford and <sup>2</sup> NTT Corp., UK	<b>15:15 I-5-1 (Invited)</b> Characterization of AlGaIn/GaN HFETs on a Si Substrate T. Egawa, <i>Nagoya Inst. of Technology, Japan</i>
<b>15:35 A-5-2</b> Local Current Leakage Characterization in La:O <sub>3</sub> -Al <sub>2</sub> O <sub>3</sub> Composite Films by Conductive Atomic Force Microscopy A. Seko, T. Sago, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ., Japan</i>	<b>15:45 B-5-2</b> Investigation of N-Channel Triple-Gate MOSFETs on (100) SOI Substrate K. Endo, M. Masahara, Y. Liu, T. Matsukawa, K. Ishii, E. Sugimata, H. Takashima, H. Yamauchi and E. Suzuki, <i>AIST, Japan</i>	<b>15:45 C-5-2</b> Comparison of Pore Shape Models for Small Angle X-ray Scattering of a Disordered Porous Silica Low-k Film N. Kunishige <sup>1</sup> , N. Hata <sup>1,2</sup> , N. Fujii <sup>3</sup> and T. Kikkawa <sup>2,3</sup> , <sup>1</sup> AIST, <sup>2</sup> MIRAI-AIST, <sup>3</sup> MIRAI-ASET and <sup>4</sup> Hiroshima Univ., Japan	<b>15:35 D-5-2</b> Integration of 0.45-μm <sup>2</sup> On-Chip-Antenna (OCA) with High Output Power for 2.45GHz RFID Tag L. H. Guo, H. Y. Li, A. P. Popov, Y. B. Choi, Y. H. Wang, V. Bliznetsov, W. G. Yeoh, G. Q. Lo, N. Balasubramanian and D. L. Kwong, <i>Inst. of Microelectronics, Singapore</i>	<b>15:30 E-5-2</b> Reduction of Random Noise for CMOS Image Sensors with 22μm×2.2μm Pixel J. Jung, J. Lyu, H. Y. Kim, H. Lee, J. Song, Y. You, H. Noh, D. Lee and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	<b>15:45 F-5-2</b> Effects of CsF/Metal Cathode Interface on Electron Injection in Organic Light-Emitting Diodes Fabricated by Wet-Process Z. Kin <sup>1</sup> , K. Yoshihara <sup>2</sup> , H. Kajii <sup>1</sup> , K. Hayashi <sup>3</sup> and Y. Ohmori <sup>1</sup> , <sup>1</sup> Osaka Univ. and <sup>2</sup> Kinki Univ., Japan	<b>15:30 G-5-2</b> Effect of ion diffusion on switching voltage of solid-electrolyte nanometer switch N. Banno <sup>1,2</sup> , T. Sakamoto <sup>1,2</sup> , T. Hasegawa <sup>2,3</sup> , K. Terabe <sup>2,3</sup> and M. Aono <sup>2,3</sup> , <sup>1</sup> NEC Corp., <sup>2</sup> JST and <sup>3</sup> NIMS, Japan	<b>15:45 H-5-2</b> High-throughput Screening of Mutant Biomolecules Using mRNA Display and Microreactor Array Chips Y. Hosoi <sup>1</sup> , K. Takahashi <sup>1</sup> , M. Biyani <sup>2</sup> , N. Nemoto <sup>1</sup> , T. Akagi <sup>1</sup> and T. Ichiki <sup>1,4</sup> , <sup>1</sup> Univ. of Tokyo, <sup>2</sup> Saitama Small Enterprise Promotion Corp., <sup>3</sup> AIST and <sup>4</sup> PRESTO-JST, Japan	<b>15:45 I-5-2</b> Normally-off Operation of Non-polar AlGaIn/GaN Heterojunction FETs Grown on R-plane Sapphire M. Kuroda, H. Ishida, T. Ueda and T. Tanaka, <i>Matsushita Electric, Japan</i>
<b>15:55 A-5-3</b> Importance of Leakage Current Noise Analysis for Accurate Lifetime Prediction of High-k Gate Dielectrics K. Okada <sup>1</sup> , H. Ota <sup>2</sup> , T. Horikawa <sup>3</sup> , Y. Tamura <sup>3</sup> , T. Sasaki <sup>3</sup> , T. Aoyama <sup>4</sup> , F. Ootsuka <sup>4</sup> and A. Toriumi <sup>2,4</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> MIRAI-ASRC-AIST, <sup>3</sup> SELETE and <sup>4</sup> Univ. of Tokyo, Japan	<b>16:05 B-5-3</b> A Surrounding-Gate Transistor with Multi-Pillar Silicon Channels J. Park and J. C. S. Woo, <i>Univ. of California Los Angeles, USA</i>	<b>16:05 C-5-3</b> Adsorption in-situ Spectroscopic Ellipsometry Analysis of Disordered Porous Silica Low-k Films X. Li <sup>1</sup> , N. Fujii <sup>2</sup> , N. Hata <sup>1,3</sup> and T. Kikkawa <sup>1,4</sup> , <sup>1</sup> AIST, <sup>2</sup> MIRAI-ASET, <sup>3</sup> MIRAI-AIST and <sup>4</sup> Hiroshima Univ., Japan	<b>15:55 D-5-3</b> Analysis of Transmission Characteristics of Gaussian Monocycle Pulse for Silicon Integrated Antennas K. Kimoto, N. Sasaki, P. K. Saha, M. Nitta, T. Kikkawa and M. Sasaki, <i>Hiroshima Univ., Japan</i>	<b>15:45 E-5-3</b> Improved Efficiency-Bandwidth Product of Modified Uni-Travelling Carrier Photodiode Structures Utilizing an Undoped Photo-Absorption Layer D. H. Jun <sup>1</sup> , J. H. Jang <sup>1</sup> , I. Adesida <sup>2</sup> and J. I. Song <sup>1</sup> , <sup>1</sup> Gwangju Inst. of Science and Technology and <sup>2</sup> Univ. of Illinois at Urbana Champaign, Korea	<b>16:00 F-5-3</b> Electrical bistability of organic thin-film devices using Ag electrode M. Terai, K. Fujita and T. Tsutsui, <i>Kyushu Univ., Japan</i>	<b>15:45 G-5-3</b> Temperature dependence of Space Charge Limited Current (SCLC) in thin films of silicene nanocrystals M. A. Rafiq <sup>1</sup> , Y. Tsuchiya <sup>2</sup> , H. Mizuta <sup>3</sup> , S. Uno <sup>4</sup> , Z. A. K. Durrani <sup>5</sup> and W. I. Milne <sup>1</sup> , <sup>1</sup> Univ. of Cambridge, <sup>2</sup> Tokyo Tech and <sup>3</sup> Hitachi Cambridge Lab., UK	<b>16:00 H-5-3</b> Immobilization of DNA Probes onto Gold Surface and its Application for a Fully Electric Detection of DNA Hybridization by Field Effect Transistor Sensor Y. Ishige <sup>1</sup> , M. Shimoda <sup>2</sup> and M. Kamahori <sup>1</sup> , <sup>1</sup> Central Research Lab., Hitachi, Ltd. and <sup>2</sup> Hitachi ULSI Systems Co., Ltd., Japan	<b>16:00 I-5-3</b> AlGaIn/GaN HEMTs with inclined-gate-recess structure Y. Aoi, Y. Ohno, S. Kishimoto, K. Maezawa and T. Mizutani, <i>Nagoya Univ., Japan</i>

**Room 301 (A)**

**16:15 A-5-4**  
 Reliable Extractions of EOT and  $V_{th}$  in Poly-Si Gate High-k MISFETs through Advanced Modeling of Gate and Substrate Capacitances  
 N. Yasuda<sup>1</sup>, H. Ota<sup>2</sup>, T. Horikawa<sup>3</sup>, T. Nabatame<sup>1</sup>, H. Satake<sup>1</sup>, A. Toriumi<sup>2,3</sup>, Y. Tamura<sup>4</sup>, T. Sasaki<sup>4</sup> and F. Ootsuka<sup>4</sup>,  
<sup>1</sup>MIRAI-ASET, <sup>2</sup>MIRAI-ASRC-AIST, <sup>3</sup>Univ. of Tokyo and <sup>4</sup>SELETE, Japan

**Room 501 (B)**

**16:25 B-5-4**  
 Analytical model for subband engineering in undoped double gate MOSFETs  
 M. Ferrier<sup>1,2</sup>, R. Clerc<sup>1</sup>, G. Panakakis<sup>1</sup>, G. Ghibaudo<sup>1</sup>, F. Boeuf<sup>1</sup> and T. Skotnicki<sup>2</sup>,  
<sup>1</sup>Lab. IMEP and <sup>2</sup>STMicroelectronics, France

**Room 502 (C)**

**16:25 C-5-4**  
 Width Scaling and Layout Variation Effects on Dual Damascene Copper Interconnects  
 Electromigration  
 M. H. Lin<sup>1,2</sup>, K. P. Chang<sup>2</sup>, K. C. Su<sup>2</sup> and T. Wang<sup>1</sup>,  
<sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>United Microelectronics Corp., Taiwan

**Room 503 (D)**

**16:15 D-5-4**  
 A 2.4 GHz Differential Wavelet Generator in 0.18  $\mu$ m CMOS for 1.4 Gbps UWB Impulse Radio in Wireless Inter/Intra-Chip Data Communication  
 P. K. Saha, N. Sasaki and T. Kikkawa, Hiroshima Univ., Japan

**Room 504 (E)**

**16:00 E-5-4**  
 A Bias-Dependent Equivalent-Circuit Model of High Performance Evanescently Coupled Photodiode with Partially P-Doped Absorption Layer  
 Y. S. Wu, D. M. Lin, F. H. Huang, W. Y. Chiu, J. W. Shi and Y. J. Chan,  
 National Central Univ., Taiwan

**Room 505 (F)**

**16:15 F-5-4**  
 Memory Effect of Device Based on a Conjugated Donor-Acceptor Copolymer  
 Y. Song<sup>1</sup>, Q. Ling<sup>1</sup>, C. Zhu<sup>1</sup>, E. T. Kang<sup>1</sup>, S. H. Chan<sup>1</sup>, Y. Wang<sup>2</sup> and D. L. Kwong<sup>2</sup>,  
<sup>1</sup>National Univ. of Singapore and <sup>2</sup>Inst. of Microelectronics, Singapore

**Room 401 (G)**

**16:00 G-5-4**  
 Temperature dependent characteristics of diamond MESFET  
 H. Ye, M. Kasu, Y. Yamauchi, N. Maeda, S. Sasaki and T. Makimoto,  
 NTT, Japan

**Room 402 (H)**

**16:15 H-5-4**  
 Silicon-Nitride-Coated Silicon Biochip for Real-time Optical Sensing of Biomolecular Interaction  
 T. Fujimura, S. Taniguchi, K. Takenaka and Y. Goto,  
 Hitachi, Ltd., Japan

**Room 403 (I)**

**16:15 I-5-4**  
 Novel quaternary AlInGaN/GaN HFET grown by MOCVD on sapphire substrate  
 Y. Liu, T. Egawa, H. Jiang and H. Ishikawa, Nagoya Inst. of Technology, Japan

**16:15 E-5-5**  
 Heterojunction Bipolar Phototransistor with Monolithic Integrated Microlens  
 S. J. Cho, J. Kim, S. H. Shin, H. Y. Yang and Y. S. Kwon, KAIST, Korea

**16:30 F-5-5**  
 Spectroscopy of Photocurrent Transients to Study Polaron states in the HOMO-LUMO Gap of MEH-PPV  
 G. S. Samal, S. Nandi, S. P. Singh and Y. N. Mohapatra, Indian Inst. of Technology Kanpur, India

**16:15 G-5-5**  
 High frequency gate bias response of carbon nanotube field effect transistor  
 S. H. Hong<sup>1</sup>, H. T. Kim<sup>1</sup>, H. K. Kim<sup>1,2</sup>, M. G. Kang<sup>1</sup>, J. S. Hwang<sup>2</sup>, G. T. Kim<sup>1</sup>, S. W. Hwang<sup>1,2</sup> and D. Ahn<sup>2</sup>,  
<sup>1</sup>Korea Univ. and <sup>2</sup>Univ. of Seoul, Korea

**16:30 H-5-5**  
 DNA Immobilization on Au/Sapphire Substrate Patterned by Nanolithography  
 S. Horiike, Y. Oikawa and T. Nishimoto, Shimadzu Corp., Japan

**16:30 I-5-5**  
 Barrier Height Enhancement of AlGaIn/GaN Schottky Diodes by P<sub>2</sub>S<sub>5</sub>/(NH<sub>4</sub>)<sub>2</sub>S<sub>2</sub> Surface Treatments  
 L. B. Chang<sup>1</sup>, M. J. Jeng<sup>2</sup>, C. H. Chang<sup>1</sup>, L. Z. Hsieh<sup>1</sup> and P. Y. Kuei<sup>1</sup>,  
<sup>1</sup>Chang Gung Univ., <sup>2</sup>St Johns and St Marys Inst. of Technology and <sup>3</sup>Chung-Cheng Inst. of Technology, Taiwan

**16:30 E-5-6**  
 Nitride-based p-i-n photodetectors with ITO p-contacts  
 T. K. Ko<sup>1</sup>, S. J. Chang<sup>1</sup>, Y. K. Su<sup>1</sup>, Y. Z. Chiou<sup>2</sup>, C. S. Chang<sup>1</sup>, S. C. Shei<sup>1</sup>, W. S. Chen<sup>1</sup> and C. F. Shen<sup>1</sup>,  
<sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Southern Taiwan Univ. of Technology and <sup>3</sup>South Epitaxy Corp., Taiwan

**16:30 G-5-6**  
 Phonon Limited Electron Transport In SOI and Double-Gate MOSFETs Incorporating Realistic Acoustic Phonon Waves  
 S. Uno<sup>1</sup> and N. Mori<sup>2</sup>,  
<sup>1</sup>Claremont Graduate Univ. and <sup>2</sup>Osaka Univ., USA

Break

Break



Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Area 2: Characterization and Materials Engineering for Device Integration</b>	<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 11: Micro / Nano Electromechanical and Bio-Systems</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-6: Alternative high-k gate dielectrics (17:00-18:00) Chairs: H. Hwang (Gwangju Inst. of Sci. & Tech.) Y. Tsunashima (Toshiba)	B-6: Device Modeling (17:00-18:00) Chairs: J. C. S. Woo (UCLA) Y. Momiyama (Fujitsu)	C-6: Device Integration II (17:00-18:00) Chairs: T. Tatsumi (Sony) M. Matsuura (Renesas)	D-6: Advanced System LSI (17:00-18:10) Chairs: M. Mizuno (NEC) H. Yamauchi (Sanyo Electric)	E-6: Detectors and Sensors II (17:00-17:45) Chairs: Y. Lee (Hitachi) T. Hatta (Mitsubishi Electric)	F-6: Molecular Electronics and Physics II (17:00-18:15) Chairs: K. Kato (Niigata Univ.) M. Iwamoto (Tokyo Tech)	G-6: Spintronics (17:00-18:00) Chairs: Y. Ohno (Tohoku Univ.) J. Motohisa (Hokkaido Univ.)	H-6: Bio Sensors and Chips II (17:00-18:15) Chairs: H. Oana (Univ. of Tokyo) T. Nishimoto (Shimadzu)	I-6: Nitride Devices (17:00-18:00) Chairs: T. Hashizume (Hokkaido Univ.) T. Enoki (NTT)
<b>17:00 A-6-1</b> A New Hf-based Dielectric Member, HfLaOx, for Amorphous High-k Gate Insulators in Advanced CMOS Y. Yamamoto, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>17:00 B-6-1</b> MOSFET Harmonic Distortion up to the Cutoff Frequency: Measurement and Theoretical Analysis Y. Takeda <sup>1</sup> , D. Navarro <sup>1</sup> , S. Chiba <sup>1</sup> , T. Ezaki <sup>1</sup> , M. Miura-Mattausch <sup>1</sup> , H. J. Mattausch <sup>1</sup> , T. Ohguro <sup>2</sup> , T. Iizuka <sup>2</sup> , M. Taguchi <sup>2</sup> , S. Kumashiro <sup>2</sup> and S. Miyamoto <sup>2</sup> , <sup>1</sup> Hiroshima Univ. and <sup>2</sup> Semiconductor Technology Academic Research Center, Japan	<b>17:00 C-6-1</b> Comparison between UV and EB cure method for porous PAR / porous MSX hybrid structure K. Fujita, H. Miyajima, S. Nakao, T. Sakanaka, R. Nakata, H. Yano and T. Yoda, <i>Toshiba Corp., Japan</i>	<b>17:00 D-6-1 (Invited)</b> Design and Architecture Exploration for Image and Video Coding Systems C. T. Huang and L. G. Chen, <i>National Taiwan Univ., Taiwan</i>	<b>17:00 E-6-1</b> Schottky-barrier diamond photodiode using thermally stable WC-based contacts M. Liao, J. Alvarez and Y. Koide, <i>NIMS, Japan</i>	<b>17:00 F-6-1</b> Photocurrent Generation in Organic Thin Film Solar Cells T. Osasa, S. Yamamoto and M. Matsumura, <i>Osaka Univ., Japan</i>	<b>17:00 G-6-1 (Invited)</b> Spin Hall Effect in a Two Dimensional Spin-Orbit Coupled Semiconductor System J. Wunderlich <sup>1</sup> , B. Kaestner <sup>2</sup> , K. Nomura <sup>3</sup> , J. Sinova <sup>4</sup> , A. H. MacDonald <sup>5</sup> and T. Jungwirth <sup>6*</sup> , <sup>1</sup> Hitachi Cambridge Lab., <sup>2</sup> National Physical Lab., <sup>3</sup> Univ. of Texas at Austin, <sup>4</sup> Texas A&M Univ., <sup>5</sup> Inst. of Physics ASCR and <sup>6</sup> Univ. of Nottingham, UK	<b>17:00 H-6-1 (Invited)</b> Integrated Microfluidic Systems for Cell and Tissue Engineering T. Fujii, <i>Univ. of Tokyo, Japan</i>	<b>17:00 I-6-1</b> Gamma Radiation Effects on the Ohmic Contact of AlGaIn/GaN HEMTs J. P. Ao <sup>1</sup> , R. Kan <sup>1</sup> , T. Hirao <sup>2</sup> , H. Okada <sup>1</sup> , M. Okada <sup>1</sup> , D. Kikuta <sup>1</sup> , S. Onoda <sup>2</sup> , H. Itoh <sup>3</sup> and Y. Ohno <sup>4</sup> , <sup>1</sup> Univ. of Tokushima and <sup>2</sup> Japan Atomic Energy Research Inst., Japan
<b>17:20 A-6-2</b> Design Methodology for La <sub>2</sub> O <sub>3</sub> -Based Ternally Higher-κ Dielectrics K. Kita, Y. Zhao, Y. Yamamoto, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>17:20 B-6-2</b> Modeling of Body Factor and Subthreshold Swing in Short Channel Bulk MOSFETs A. Tamsir, M. Saitoh, G. Tsutsui and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	<b>17:20 C-6-2</b> Via-Profile Controlled, Porous Low-κ/ Cu DDIs with High Thermal Stability H. Ohtake, S. Saito, M. Tagami, M. Tada, M. Abe, N. Furutake and Y. Hayashi, <i>NEC Corp., Japan</i>		<b>17:15 E-6-2</b> Fabrication of GaAs/GaInNAs Heterojunction Solar Cells Applicable To High-Efficiency Multi-junction Tandem Structures N. Kobayashi <sup>1</sup> , N. Miyashita <sup>1</sup> , Y. Shimizu <sup>1</sup> , Y. Okada <sup>1</sup> and M. Yamaguchi <sup>2</sup> , <sup>1</sup> Univ. of Tsukuba and <sup>2</sup> Univ. of Toyota Technological Inst., Japan	<b>17:15 F-6-2</b> Study of the transient electroluminescence process using organic light-emitting diodes with a partial doping layer H. Kajii, K. Takahashi, J. S. Kim and Y. Ohmori, <i>Osaka Univ., Japan</i>			<b>17:15 I-6-2</b> High-Temperature Operation Over 500°C of Pnp AlGaIn/GaN HBTs K. Kumakura and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>
<b>17:40 A-6-3</b> Film structures and electrical properties of Pr silicate formed by pulsed laser deposition K. Ariyoshi, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ., Japan</i>	<b>17:40 B-6-3</b> Capacitance Due to the Charge Layer Thickness in Nanoscale Capacitors K. Natori, M. Oniki, T. Kuruu and T. Shimizu, <i>Univ. of Tsukuba, Japan</i>	<b>17:40 C-6-3</b> Comparative Studies of Pore Seal Films for Porous-Silica / Cu Interconnect Y. Shishida <sup>1</sup> , S. Chikaki <sup>1</sup> , M. Shimoyama <sup>1</sup> , R. Yagi <sup>1</sup> , T. Yoshino <sup>2</sup> , T. Ono <sup>1</sup> , A. Ishikawa <sup>1</sup> , N. Fujii <sup>1</sup> , T. Nakayama <sup>1</sup> , K. Kohmura <sup>1</sup> , H. Tanaka <sup>1</sup> , J. Kawahara <sup>1</sup> , Y. Sonoda <sup>1</sup> , H. Matsuo <sup>1</sup> , S. Hishiyama <sup>1</sup> , T. Yamanishi <sup>1</sup> , K. Kinoshita <sup>1</sup> and T. Kikkawa <sup>2,3</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> MIRAI-AIST and <sup>3</sup> Hiroshima Univ., Japan	<b>17:30 D-6-2</b> A Memory-Based Programmable Logic Device Using a Look-Up Table Cascade with Synchronous SRAMs K. Nakamura <sup>1</sup> , T. Sasao <sup>1</sup> , M. Matsuura <sup>1</sup> , K. Tanaka <sup>1</sup> , K. Yoshizumi <sup>1</sup> , H. Nakahara <sup>1</sup> and Y. Iguchi <sup>2</sup> , <sup>1</sup> Kyushu Inst. of Technology and <sup>2</sup> Meiji Univ., Japan	<b>17:30 E-6-3</b> Quick Response Observed in Solid-State Electrochromic Device with an Interfacial Barrier Structure H. Yoshimura and N. Koshida, <i>Tokyo Univ. of Agriculture and Technology, Japan</i>	<b>17:30 F-6-3</b> Surface Plasmon Excitation and Emitted Light Properties in Otto/Kretschmann Configuration K. Shinbo, T. Yamamoto, Y. Shimizu, Y. Ohdaira, K. Kato and F. Kaneko, <i>Niigata Univ., Japan</i>	<b>17:30 G-6-2</b> Velocity Measurements of Magnetic Domain Wall by Local Hall Effect Y. Sekine <sup>1</sup> and J. Nitta <sup>1,2</sup> , <sup>1</sup> NTT Basic Research Labs. and <sup>2</sup> CREST-JST, Japan	<b>17:30 H-6-2</b> Intelligent Neural Implant Microsystem Fabricated Using Multi-Chip Bonding Technique T. Watanabe, K. Motonami, K. Sakamoto, J. Deguchi, R. Kobayashi, K. Komiyama, K. Okumura, T. Fukushima, H. Kurino, H. Mushiaki and M. Koyanagi, <i>Tohoku Univ., Japan</i>	<b>17:30 I-6-3</b> Influence of Lattice Constants of GaN and InGaN on Npn-type GaN/InGaN Heterojunction Bipolar Transistors T. Makimoto <sup>1</sup> , T. Kido <sup>2</sup> , K. Kumakura <sup>1</sup> , Y. Taniyasu <sup>1</sup> , M. Kasu <sup>1</sup> and N. Matsumoto <sup>2</sup> , <sup>1</sup> NTT Basic Research Labs. and <sup>2</sup> Shonan Inst. of Technology, Japan

**Room 301 (A)**      **Room 501 (B)**      **Room 502 (C)**      **Room 503 (D)**

**17:50 D-6-3**  
 A stochastic computing chip for measurement of Manhattan distance  
 M. Hori<sup>1</sup>, M. Ueda<sup>2</sup> and A. Iwata<sup>1</sup>, <sup>1</sup>*Hiroshima Univ.* and <sup>2</sup>*Matsushita Electric, Japan*

**Room 504 (E)**      **Room 505 (F)**      **Room 401 (G)**      **Room 402 (H)**      **Room 403 (I)**

**17:45 F-6-4**  
 Fabrication and Photoelectrochemical Properties of Porphyrin-Fullerene Assemblies by Self-Assembled and Surface Sol-Gel Processes  
 T. Akiyama, K. Matsuoka, K. Kakutani and S. Yamada, *Kyushu Univ., Japan*

**18:00 F-6-5**  
 Electrochemical Behavior and Electronic Characteristics of Self-Assembled Viologen Monolayers using QCM and Au(111) surface  
 D. Y. Lee<sup>1</sup>, S. H. Park<sup>1</sup>, D. J. Qian<sup>2</sup> and Y. S. Kwon<sup>1</sup>, <sup>1</sup>*Dong-A Univ.* and <sup>2</sup>*Fudan Univ., Korea*

**17:45 G-6-3**  
 Magnetic and Microstructural Properties of FePt L<sub>10</sub> Nanoparticle Films Fabricated by Self-Assembled Deposition Method  
 J. C. Bea<sup>2</sup>, C. K. Yin<sup>1</sup>, M. Nishijima<sup>1</sup>, T. Fukushima<sup>1</sup>, T. Sadoh<sup>3</sup>, M. Miyao<sup>3</sup> and M. Koyanagi<sup>1</sup>, <sup>1</sup>*Tohoku Univ.*, <sup>2</sup>*JST* and <sup>3</sup>*Kyushu Univ., Japan*

**17:45 H-6-3**  
 Evaluation of Electrical Stimulus Current to Retina Cells for Retinal Prosthesis  
 K. Motonami, T. Watanabe, J. Deguchi, T. Fukushima, H. Tomita, E. Sugano, M. Sato, H. Kurino, M. Tamai and M. Koyanagi, *Tohoku Univ., Japan*

**18:00 H-6-4**  
 Integration of Superparamagnetic Polymer Composites into Microfluidic Devices for the Feasible Control of Magnetic Beads in Microchannels  
 T. Akagi<sup>1</sup>, N. Ichikawa<sup>2</sup> and T. Ichiki<sup>1,3</sup>, <sup>1</sup>*Univ. of Tokyo*, <sup>2</sup>*Toyo Univ.* and <sup>3</sup>*PRESTO-JST, Japan*

**17:45 I-6-4**  
 p-InGaN/n-GaN Vertical Conducting Diodes on n<sup>+</sup>-SiC Substrate for High Power Electronic Device Applications  
 A. Nishikawa, K. Kumakura and T. Makimoto, *NTT Basic Research Labs., Japan*

18:30–20:30 Rump Session (Room 501, Room 502)

18:30–20:30 Rump Session (Room 501, Room 502)

# POSTER SESSION (13:00-15:00, Exhibition Hall)

## P1 Advanced Gate Stack / Si Processing Science (28 Papers)

**P1-1**  
Microscopic Effect of Nitrogen Doping on Dielectric Constant of Hf-silicate  
H. Momida<sup>1</sup>, T. Hamada<sup>1</sup>, T. Yamamoto<sup>2</sup>, T. Uda<sup>2</sup>, N. Umezawa<sup>3</sup>, K. Shiraishi<sup>4</sup>, T. Chikyow<sup>5</sup> and T. Ohno<sup>3,1</sup>,  
<sup>1</sup>Univ. of Tokyo, <sup>2</sup>AdvanceSoft Corp., <sup>3</sup>NIMS and <sup>4</sup>Univ. of Tsukuba, Japan

**P1-2**  
Effect of SiO<sub>2</sub> Underneath Layer on LaAlO<sub>3</sub> High Dielectric Constant Material for Gate Oxide Application  
M. Hasan and H. Hwang,  
Gwangju Inst. of Science and Technology, Korea

**P1-3**  
Thermal Stability of the Yttrium Aluminate Film and the Suppression of its structural change and electrical properties degradation  
T. Yamamoto<sup>1</sup>, Y. Izumi<sup>1</sup>, T. Miyamoto<sup>1</sup>, H. Seki<sup>1</sup>, H. Hashimoto<sup>1</sup>, M. Inoue<sup>2</sup>, M. Oosawa<sup>2</sup>, S. Hasaka<sup>2</sup>, Y. Sugita<sup>3</sup> and K. Ikeda<sup>3</sup>,  
<sup>1</sup>Toray Research Center, <sup>2</sup>Taiyo Nippon Sanso Corp. and <sup>3</sup>Fujitsu Labs. Ltd., Japan

**P1-4**  
Effect of Starting Interface in Scalability/Device Performance of Ultra-scaled ALD HfSiON/TiN Gate Stacks  
M. A. Quevedo-Lopez<sup>1</sup>, S. A. Krishnan<sup>1</sup>, P. D. Kirsch<sup>1</sup>, J. Peterson<sup>1</sup>, H. J. Li<sup>1</sup>, M. Kim<sup>2</sup> and C. Huffman<sup>1</sup>,  
<sup>1</sup>International Sematech and <sup>2</sup>Univ. of Texas at Dallas, USA

**P1-5**  
A New Method to Correct Capacitance of High-leakage Ultra-thin Gate Dielectric  
B. Y. Tsui<sup>1,2</sup>, Y. P. Huang<sup>1</sup>, F. C. Hsieh<sup>1</sup> and W. H. Wu<sup>1</sup>,  
<sup>1</sup>National Chiao-Tung Univ. and <sup>2</sup>National Nano Device Labs., Taiwan

**P1-6**  
Threshold Voltage Instability in nMOSFETs with HfSiO/SiO<sub>2</sub> High-k Gate Stacks  
W. H. Wu<sup>1</sup>, Y. T. Hou<sup>2</sup>, Y. Jin<sup>2</sup>, H. J. Tao<sup>2</sup>, S. C. Chen<sup>2</sup>, M. S. Liang<sup>3</sup>, B. Y. Tsui<sup>1</sup> and M. C. Chen<sup>1</sup>,  
<sup>1</sup>National Chiao-Tung Univ. and <sup>2</sup>Taiwan Semiconductor Manufacturing Company, Taiwan

**P1-7**  
A Novel Explanation of Substrate Bias Dependent Dielectric Breakdown Behavior with Channel Quantization Effect in Ultrathin Oxide pMOSFETs  
S. Chaing, J. W. You, C. T. Lu, M. F. Lu, S. Huang-Lu and S. C. Chien,  
United Microelectronics Corp., Taiwan

**P1-8**  
Improving high-k gate dielectrics properties by high pressure water vapor annealing  
P. Panchapetch<sup>1</sup>, H. Nakamura<sup>1</sup>, Y. Uraoka<sup>1</sup>, T. Fuyuki<sup>1</sup>, T. Sameshima<sup>2</sup> and S. Horii<sup>3</sup>,  
<sup>1</sup>Nara Inst. of Science and Technology, <sup>2</sup>Tokyo Univ. of Agriculture and Technology and <sup>3</sup>Hitachi Kokusai Electric Inc., Japan

**P1-9**  
Reduction of accumulation thickness in metal gate  
H. Watanabe<sup>1</sup>, K. Nakajima<sup>2</sup>, K. Matsuo<sup>2</sup>, T. Saito<sup>2</sup> and T. Kobayashi<sup>2</sup>,  
<sup>1</sup>Toshiba Corp. and <sup>2</sup>Semiconductor Company, Toshiba Corp., Japan

**P1-10**  
Analysis of NiSi Fully-silicided Gate on SiO<sub>2</sub> and HfO<sub>2</sub> for CMOS Application  
C. F. Huang and B. Y. Tsui,  
National Chiao-Tung Univ., Taiwan

**P1-11**  
Composition control of Ni-silicide by CVD using Ni(PF<sub>3</sub>)<sub>4</sub> and Si<sub>3</sub>H<sub>8</sub>  
M. Ishikawa<sup>1</sup>, I. Muramoto<sup>1</sup>, H. Machida<sup>1</sup>, Y. Ohshita<sup>2</sup>, S. Imai<sup>3</sup> and A. Ogura<sup>3</sup>,  
<sup>1</sup>Tri Chemical Labs. Inc., <sup>2</sup>Toyota Technological Inst. and <sup>3</sup>Meiji Univ., Japan

**P1-12**  
Work Function Adjustment by Nitrogen Incorporation in HfN Gate Electrode  
C. S. Lai<sup>1</sup>, S. K. Peng<sup>1</sup>, J. C. Wang<sup>2</sup>, T. M. Pan<sup>1</sup>, K. M. Fan<sup>1</sup> and J. Y. Wong<sup>1</sup>,  
<sup>1</sup>Chang Gung Univ. and <sup>2</sup>Nanya Technology Corp., Taiwan

**P1-13**  
Overcoming Challenges in Metal Gate Etching for Sub-45 nm Technology Node  
V. Bliznetsov, R. Kumar, L. K. Bera, W. Y. Loh, C. H. Tung, N. Balasubramanian and D. L. Kwong,  
Inst. of Microelectronics, Singapore

**P1-14**  
Germanium Out-Diffusion in HfO<sub>2</sub> and its Impact on Electrical Properties  
Q. Zhang<sup>1</sup>, N. Wu<sup>1</sup>, C. Zhu<sup>1</sup> and L. K. Bera<sup>2</sup>,  
<sup>1</sup>National Univ. of Singapore and <sup>2</sup>Inst. of Microelectronics, Singapore

**P1-15**  
Gate Stack Integration of Germanium Oxynitride for Germanium MOSFETs  
Y. L. Chao<sup>1</sup>, R. Scholz<sup>2</sup> and J. C. S. Wool<sup>1</sup>,  
<sup>1</sup>Univ. of California Los Angeles and <sup>2</sup>Max Planck Inst. of Microstructure Physics, USA

**P1-16**  
Atomistic Modeling of Boron Diffusion with Germanium Pre-amorphization for Ultra Shallow S/D Junction in nanometer-scale PMOS Devices  
B. J. Kim, J. H. Yoo and T. Won,  
Inha Univ., Korea

**P1-17**  
Influences of Ion Implantation Damages on Elevated Source/Drain Formation for Ultra-Thin Body SOI MOSFET  
H. Oh<sup>1</sup>, T. Sakaguchi<sup>1</sup>, J. Bea<sup>2</sup>, T. Fukushima<sup>1</sup> and M. Koyanagi<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and <sup>2</sup>JST, Japan

**P1-18**  
Ion-Implanted p/n Junction Characteristics in p- and n-type Germanium  
T. Nishimura, M. Toyama, K. Kita, K. Kyuno and A. Toriumi,  
Univ. of Tokyo, Japan

**P1-19**  
Impact of Annealing Methods and Sequences on Dopant Activation and Diffusion of Ultra-shallow Implanted Silicon  
W. S. Yoo and K. Kang,  
WaferMasters, Inc., USA

**P1-20**  
Effect of Hydrogen on Helium Implant-induced Nanocavities  
A. Vengurlekar<sup>1</sup>, S. Ashok<sup>1</sup>, E. Ntsoenzok<sup>2</sup> and N. D. Theodore<sup>3</sup>,  
<sup>1</sup>Pennsylvania State Univ., <sup>2</sup>CERI/CNRS and <sup>3</sup>Freescale Semiconductor, USA

**P1-21**  
Development of Hybrid Tight-Binding Quantum Chemical Molecular Dynamics Method and Its Application to Boron Implantation Process into Pre-amorphized Silicon Substrate  
T. Masuda<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, M. Kubo<sup>1,2</sup>, E. Broclawik<sup>1</sup> and A. Miyamoto<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and <sup>2</sup>PRESTO-JST, Japan

**P1-22**  
Ultra-Shallow p+n Junction Prepared by Low Energy BF<sub>3</sub> Plasma Doping (PLAD) and KrF Excimer Laser Annealing  
D. K. Lee, S. K. Baek, C. H. Cho, S. H. Heo and H. S. Hwang,  
Gwangju Inst. of Science and Technology, Korea

**P1-23**  
Dopant Activation Enhancement in Silicon by Hydrogen Treatment  
S. Ashok and A. Vengurlekar,  
The Pennsylvania State Univ., USA

**P1-24**  
Application of Microwave Plasma Gate Oxidation to Strained-Si on SiGe and SGOI  
M. Nishisaka and T. Asano,  
Kyushu Inst. of Technology, Japan

**P1-25**  
Damage-Free Microwave-Excited Plasma Contact Hole Etching without Carrier Deactivation at the Interface between Silicide and Heavily-Doped Si  
T. Goto, M. Terasaki, H. Asahara, H. Nakazawa, A. Inokuchi, J. Yamanaka, A. Teramoto, M. Hirayama, S. Sugawa and T. Ohmi,  
Tohoku Univ., Japan

**P1-26**  
Characterization of Crystalline Defects and Stress in Shallow Trench Isolation by Cathodoluminescence and Raman Spectroscopies  
R. Sugie<sup>1</sup>, K. Matsuda<sup>1</sup>, N. Nagai<sup>1</sup>, T. Ajioka<sup>1</sup>, M. Yoshikawa<sup>1</sup>, T. Mizukoshi<sup>2</sup>, K. Shibusawa<sup>2</sup> and S. Yo<sup>3</sup>,  
<sup>1</sup>Toray Research Center, <sup>2</sup>Miyagi Oki Electric Co., Ltd. and <sup>3</sup>Oki Electric Industry Co., Ltd., Japan

**P1-27**  
Depth Profile of Various Bonding Configuration of Nitrogen Atoms in Silicon Oxynitrides formed by Plasma Nitridation  
H. Nohira<sup>1</sup>, S. Shinagawa<sup>1</sup>, T. Ikuta<sup>2</sup>, M. Hori<sup>2</sup>, M. Kase<sup>2</sup>, H. Okamoto<sup>1</sup> and T. Hattori<sup>1</sup>,  
<sup>1</sup>Musashi Inst. of Technology and <sup>2</sup>Fujitsu Ltd., Japan

**P1-28**  
A new landing plug formation in a submicron self-aligned contact etching  
M. S. Lee, S. K. Lee, T. W. Jung, D. D. Lee and S. C. Moon,  
Hynix Corp., Korea

## P2 Characterization and Materials Engineering for Device Integration (13 Papers)

**P2-1**  
Hydrocarbon Groups and Film Properties of SiOCH Dielectrics: Theoretical Investigations using Molecular Models  
N. Tajima<sup>1</sup>, T. Hamada<sup>2</sup>, T. Ohno<sup>1</sup>, K. Yoneda<sup>3</sup>, N. Kobayashi<sup>3</sup>, S. Hasaka<sup>4</sup> and M. Inoue<sup>4</sup>,  
<sup>1</sup>NIMS, <sup>2</sup>Univ. of Tokyo, <sup>3</sup>SELETE and <sup>4</sup>Taiyo Nippon Sanso Corp., Japan

**P2-2**  
High frequency dielectric mapping using un-contact probe for dielectric materials  
H. Kakemoto, S. M. Nam, S. Wada and T. Tsurumi,  
Tokyo Tech, Japan

**P2-3**  
Infrared Complex Dielectric Function Analysis for Chemical Bonding Structure of Porous Silica Low Dielectric Constant Films  
S. Takada<sup>1</sup>, N. Hata<sup>1,2</sup>, S. Hishiyama<sup>3</sup>, N. Fujii<sup>3</sup>, T. Nakayama<sup>3</sup> and T. Kikkawa<sup>2,4</sup>,  
<sup>1</sup>AIST, <sup>2</sup>MIRAI-AIST, <sup>3</sup>MIRAI-ASET and <sup>4</sup>Hiroshima Univ., Japan

**P2-4**  
Effect of Pore Generating Materials on the Electrical and Mechanical Properties of Porous Low-k Films  
S. Kim<sup>1</sup>, J. Hahn<sup>2</sup> and K. Char<sup>1</sup>,  
<sup>1</sup>Seoul National Univ. and <sup>2</sup>Korea Research Inst. of Standards and Science, Korea

**P2-5**  
Grating Metal Structure with Low-K BCB and Electroplated Copper for High-Q Spiral Inductors  
S. K. Yeo, S. H. Shin, J. H. Lee and Y. S. Kwon,  
KAIST, Korea

**P2-6**  
UV-Raman Spectroscopy System for Local and Global Strain Measurement in Si  
I. Chiba<sup>1</sup>, R. Shimidzu<sup>1</sup>, K. Yamasaki<sup>2</sup>, D. Kosemura<sup>2</sup>, S. Tanaka<sup>2</sup> and A. Ogura<sup>2</sup>,  
<sup>1</sup>PHOTON Design Corp. and <sup>2</sup>Meiji Univ., Japan

**P2-7**  
Characterization of Self Assembled Monolayers for Ultra Low-k Films  
B. R. Murthy<sup>1</sup>, W. M. Yee<sup>2</sup>, A. Krishnamoorthy<sup>1</sup>, V. Anand<sup>3</sup>, K. Y. Yong<sup>3</sup>, S. F. Choy<sup>1</sup>, K. Prasad<sup>2</sup>, R. Kumar<sup>1</sup> and D. C. Frye<sup>4</sup>,  
<sup>1</sup>Inst. of Microelectronics, <sup>2</sup>Nanyang Technological Univ., <sup>3</sup>National Univ. of Singapore and <sup>4</sup>The Dow Chemical Company, Singapore

**P2-8**  
Deep Trench Etching for Chip-to-Chip Three-Dimensional Integration  
H. Kikuchi, Y. Yamada, H. Kijima, T. Fukushima and M. Koyanagi,  
Tohoku Univ., Japan

**P2-9**  
High Aspect-Ratio Through-Wafer Interconnections with Thick Oxidized Porous Silicon Sidewall Via  
B. J. Kim, M. L. Ha and Y. S. Kwon,  
KAIST, Korea

**P2-10**  
Numerical Study of the Self-Interconnection Assembly Method Using Resin Containing Solder Fillers  
K. Ohta, K. Yasuda, M. Matsushima and K. Fujimoto,  
Osaka Univ., Japan

**P2-11**  
The annealing effects of GaN MIS capacitors with photo-CVD oxide layers  
Y. Z. Chiou<sup>1</sup>, Y. K. Su<sup>2</sup>, S. J. Chang<sup>3</sup>, C. K. Wang<sup>2</sup> and J. J. Tang<sup>1</sup>,  
<sup>1</sup>Southern Taiwan Univ. of Technology and <sup>2</sup>National Cheng Kung Univ., Taiwan

**P2-12**  
AC Power Loss and Signal Coupling in VLSI backend Interconnects  
C. C. Chen<sup>1</sup>, C. C. Liao<sup>1</sup>, H. L. Kao<sup>1</sup>, A. Chin<sup>1</sup>, S. P. McAlister<sup>2</sup> and C. C. Chi<sup>3</sup>,  
<sup>1</sup>National Chiao Tung Univ., <sup>2</sup>National Research Council of Canada and <sup>3</sup>National Tsing-Hua Univ., Taiwan

**P2-13**  
Nickel Germanide Formation on Condensed Ge Layer for Ge-on-Insulator Device Application  
H. Choi<sup>1</sup>, M. Park<sup>1,2</sup>, T. Fukushima<sup>1</sup> and M. Koyanagi<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and <sup>2</sup>Samsung Electronics Co. Ltd., Japan

## P3 CMOS Devices / Device Physics (20 Papers)

**P3-1**  
3D Device Simulation for Neutron-induced Latch-up in CMOS Devices  
H. Yamaguchi<sup>1</sup>, E. Ibe<sup>1</sup>, Y. Yahagi<sup>1</sup> and H. Kameyama<sup>2</sup>,  
<sup>1</sup>Production Engineering Research Lab., Hitachi Ltd. and <sup>2</sup>Renesas Kodaيرا Semiconductor Co. Ltd, Japan

**P3-2**  
Characterization of Embedded Poly-Heater PMOSFETs and its Application on In-Line Wafer Level NBTI Monitor  
C. S. Ke<sup>1</sup>, C. T. Chiang<sup>1</sup>, C. F. Lee<sup>1</sup>, K. C. Su<sup>1</sup> and M. J. Chen<sup>2</sup>,  
<sup>1</sup>United Microelectronics Corp. and <sup>2</sup>National Chiao Tung Univ., Taiwan

### P3-3

DC Hot Carrier Reliability at Elevated Temperatures for nMOSFETs Using 0.13 $\mu\text{m}$  Technology  
J. C. Lin<sup>1,3</sup>, S. Y. Chen<sup>2</sup>, H. W. Chen<sup>2</sup>, Z. W. Jhou<sup>2</sup>, H. C. Lin<sup>2</sup>, S. Chou<sup>1</sup>, J. Ko<sup>1</sup>, T. F. Lei<sup>1</sup> and H. S. Haung<sup>2</sup>, <sup>1</sup>United Microelectronics Corp., <sup>2</sup>National Taipei Univ. of Technology and <sup>3</sup>National Chiao Tung Univ., Taiwan

### P3-4

The Impact of Body-Potential on Hot-Carrier-Induced Device Degradation for 90nm Partially-Depleted SOI nMOSFETs  
C. M. Lai<sup>1</sup>, C. T. Lin<sup>1</sup>, Y. K. Fang<sup>1</sup>, W. K. Yeh<sup>2</sup>, J. W. Syu<sup>2</sup> and W. T. Shiau<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Kaohsiung and <sup>3</sup>United Microelectronics Corp., Taiwan

### P3-5

Investigation of Accumulation-mode Vertical Double-gate MOSFET  
M. Masahara, K. Endo, Y. X. Liu, T. Matsukawa, S. Ouchi, K. Ishii, H. Takashima, E. Sugimata and E. Suzuki, *AIST, Japan*

### P3-6

Characteristics of Metal Gate GOI-MOSFET with High- $k$  Gate Dielectric Fabricated by Ge Condensation Method  
M. Park<sup>1,2</sup>, H. Choi<sup>1</sup>, J. Bea<sup>1</sup>, T. Fukushima<sup>1</sup> and M. Koyanagi<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Samsung Electronics Co. Ltd., Japan

### P3-7

Experimental study on Improving Unclamped Inductive Switching Characteristics of the New Power MOSFET Employing Deep Body Contact  
I. H. Ji, Y. H. Choi, S. S. Kim, Y. I. Choi and M. K. Han, *Seoul National Univ., Korea*

### P3-8

Analytical Solutions to Quantum Drift-Diffusion Equations for Quantum Mechanical Modeling of MOS Structures  
S. Uno<sup>1</sup>, H. Abebe<sup>2</sup> and E. Cumberbatch<sup>1</sup>, <sup>1</sup>Claremont Graduate Univ. and <sup>2</sup>Univ. of Southern California, USA

### P3-9

Comparison of Random Dopant-Induced Threshold Voltage Fluctuations in Nanoscale Single-, Double-, and Surrounding-Gate Field Effect Transistors  
Y. Li, S. M. Yu and C. F. Hsiao, *National Chiao Tung Univ., Taiwan*

### P3-10

Impact of Oxide Thickness Fluctuation on MOSFETs Gate Tunnelling  
B. Cheng, S. Roy, A. Martinez and A. Asenov, *Univ. of Glasgow, UK*

### P3-11

Carrier Mobility in Multi-FinFETs with a (111) Channel Surface Fabricated by Orientation-Dependent Wet Etching  
Y. X. Liu, E. Sugimata, K. Ishii, M. Masahara, K. Endo, T. Matsukawa, H. Takashima, H. Yamauchi and E. Suzuki, *AIST, Japan*

### P3-12

Accurate Evaluation of Inversion-Layer Mobility and Experimental Extraction of Local Strain Effect in Sub- $\mu\text{m}$  Si MOSFETs  
C. Tanaka, K. Ohuchi and J. Koga, *Toshiba Corp., Japan*

### P3-13

Electron and Hole Mobilities in Orthorhombically Strained Silicon  
S. T. Chang, *National Chung Hsing Univ., Taiwan*

### P3-14

Investigation and Modeling of Stress Interactions on 90 nm SOI CMOS with Various Mobility Enhancement Approaches  
C. T. Lin<sup>1</sup>, Y. K. Fang<sup>1</sup>, W. K. Yeh<sup>2</sup>, H. C. Chang<sup>3</sup>, C. H. Hsu<sup>3</sup>, L. W. Chen<sup>3</sup>, M. L. Lee<sup>3</sup>, C. T. Tsai<sup>3</sup> and W. T. Shiau<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Kaohsiung and <sup>3</sup>United Microelectronics Corp., Taiwan

### P3-15

MEMS 3-D Stacked RF Transformers Fabricated by 0.18  $\mu\text{m}$  MS/RF CMOS technology With Improved Power Loss and Noise Figure Performances  
Y. S. Lin<sup>1</sup>, H. B. Liang<sup>1</sup>, T. Wang<sup>2</sup> and S. S. Lu<sup>2</sup>, <sup>1</sup>National Chi-Nan Univ. and <sup>2</sup>National Taiwan Univ., Taiwan

### P3-16

Mobility Modulation Technology Impact on Device Performance and Reliability for <100> sub-90nm SOI CMOSFETs  
C. M. Lai<sup>1</sup>, C. T. Lin<sup>1</sup>, W. K. Yeh<sup>2</sup>, Y. K. Fang<sup>1</sup> and W. T. Shiau<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Kaohsiung and <sup>3</sup>United Microelectronics Corp., Taiwan

### P3-17

The DC Performance of Nanometer MOSFETs: Targets Versus Reality  
F. Schwierz, *Techn. Univ., Germany*

### P3-18

A High Performance Embedded 60nm Gate Length CMOSFET with Novel Strained Silicon Process  
C. J. Huang<sup>1</sup>, K. Y. Chang<sup>2</sup>, S. Chou<sup>1</sup>, J. Koe<sup>1</sup>, J. H. Huang<sup>2</sup>, H. Liao<sup>2</sup> and C. Y. Lim<sup>2</sup>, <sup>1</sup>United Microelectronics Corp. and <sup>2</sup>United Microelectronics-Singapore Corp., Taiwan

### P3-19

A Novel Simplified Process for Self Aligned Planar Wrapping Gate FET's with Directionally Crystallized Si Channel Processed via Sequential Lateral Solidification  
Y. W. Park and J. C. S. Woo, *Univ. of California Los Angeles, USA*

### P3-20

The Characteristics and Reliability of Multi-channel Poly-Si TFTs  
M. S. Shieh, J. Y. Sang, C. Y. Chen, S. D. Wang and T. F. Lei, *National Chiao Tung Univ., Taiwan*

**P4  
Advanced Memory  
Technology**  
(11 Papers)

### P4-1

The New Technology for DRAM Cell Transistor with S-RCAT and its Size Effect  
S. G. Park<sup>1</sup>, J. Y. Kim<sup>1</sup>, Y. I. Kim<sup>1</sup>, H. J. Oh<sup>1</sup>, J. H. Kim<sup>1</sup>, S. E. Kim<sup>1</sup>, W. S. Lee<sup>1</sup>, M. S. Shim<sup>1</sup>, K. P. Lee<sup>1</sup>, Y. J. Park<sup>1</sup>, W. S. Lee<sup>1</sup>, B. I. Ryu<sup>1</sup> and Y. H. Rho<sup>2</sup>, <sup>1</sup>Samsung Electronics Co. Ltd. and <sup>2</sup>Sungkyunkwan Univ., Korea

### P4-2

Improvement of Cell Stability at Low Voltage Operation on 6T-SRAM Cell with 0.1 $\mu\text{m}$  Channel Width  
H. C. Jung, S. An, Y. Son, Y. Cho, J. Nam, K. Koh, K. Kim and W. S. Lee, *Samsung Electronics Co. Ltd., Korea*

### P4-3

Abnormal Disturb Mechanism of sub 100nm NAND Flash  
S. J. Joo, H. J. Yang, H. S. Kim and K. H. Noh, *Hynix Corp., Korea*

### P4-4

Characteristics of Band-to-Band Hot Hole Injection for Erasing Operation in Charge Trapping Memory  
L. Sun<sup>1</sup>, L. Pan<sup>1</sup>, H. Pang<sup>1</sup>, Y. Zeng<sup>1</sup>, Z. Zhang<sup>1</sup>, J. Chen<sup>2</sup> and J. Zhu<sup>1</sup>, <sup>1</sup>Tsing-hua Univ. and <sup>2</sup>Semiconductor Manufacturing International Corp., China

### P4-5

Thorough Diagnoses of the Impact of Flash Memory Cell UV-State Threshold Voltage on the Cell Reliability and Program/Erase Cycling Endurance Performance  
V. C. W. Kuo<sup>1</sup>, H. P. Hwang<sup>1</sup>, C. T. Huang<sup>2</sup>, C. W. Chou<sup>2</sup>, S. M. Tzeng<sup>3</sup>, C. P. Lai<sup>1</sup>, T. W. Tzeng<sup>1</sup>, Y. E. Huang<sup>1</sup>, W. Z. Wong<sup>1</sup>, C. S. Yang<sup>1</sup> and S. Pittikoun<sup>1</sup>, <sup>1</sup>Powerchip Semiconductor Corp. and <sup>2</sup>not with PSC anymore, Taiwan

### P4-6

Effect of Compensation Implant in SONOS Flash EEPROMs  
P. B. Kumar<sup>1</sup>, E. Murakami<sup>2</sup>, S. Kamohara<sup>2</sup> and S. Mahapatra<sup>1</sup>, <sup>1</sup>Indian Inst. of Technology Bombay and <sup>2</sup>Renesas Technology Corp., India

### P4-7

Non-volatile Al<sub>2</sub>O<sub>3</sub> memory using an Al-rich structure as a charge storage layer  
S. Nakata<sup>1</sup>, K. Saito<sup>2</sup> and M. Shimada<sup>1</sup>, <sup>1</sup>NTT and <sup>2</sup>NTT AFTY Corp., Japan

### P4-8

A new low temperature APM cleaning process to improve ONO integrity in 0.18  $\mu\text{m}$  stacked-gate EEPROM memory  
J. Zhao, J. S. Ng, K. F. Wong, W. Zhang, M. Mukhopadhyay and D. Shukla, *Systems on Silicon Manufacturing Corp., Singapore*

### P4-9

Effects of Voltage Cycling on Polarization and Reliability of 3D SBT Ferroelectric Capacitors Integrated in 0.18 $\mu\text{m}$  CMOS Technology  
D. Wouters<sup>1</sup>, L. Goux<sup>1</sup>, J. Lisoni<sup>1</sup>, D. Maes<sup>1</sup>, H. Vander Meer<sup>1</sup>, V. Paraschiv<sup>1</sup>, L. Haspeslagh<sup>1</sup>, C. Artoni<sup>2</sup>, G. Corallo<sup>2</sup> and R. Zambrano<sup>2</sup>, <sup>1</sup>IMEC and <sup>2</sup>STMicroelectronics, Belgium

### P4-10

Fabrication and Evaluation of Magnetic Tunnel Junction with MgO Tunneling Barrier  
T. Sakaguchi, H. Choi and T. Sugimura, *Tohoku Univ., Japan*

### P4-11

Annealing effect of phase change and current control in phase change channel transistor memory  
Y. Yin, D. Niida, H. Sone and S. Hosaka, *Gunma Univ., Japan*

### P5

**Advanced Circuits and Systems**  
(9 Papers)

### P5-1

A Large Variable Ratio On-Chip Inductor with Spider Legs Shield  
T. Yammouch, H. Sugawara, K. Okada and K. Masu, *Tokyo Tech, Japan*

### P5-2

Systematic Analysis and Modeling of On-Chip Spiral Inductors for CMOS RFIC Application  
M. C. Tang<sup>1</sup>, Y. K. Fang<sup>1</sup>, C. M. Lai<sup>1</sup>, W. K. Yeh<sup>2</sup> and T. H. Yeh<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Kaohsiung and <sup>3</sup>Realtek Semiconductor Corp., Taiwan

### P5-3

An Intelligent Simulation-Based Optimization Technique for Integrated Circuit Design Automation: A Case Study of LNA Circuit Design  
Y. Li and H. M. Chou, *National Chiao Tung Univ., Taiwan*

### P5-4

A Novel Fast Lock-in PLL Frequency Synthesizer with Direct Frequency Presetting Circuit  
X. Kuang<sup>1</sup>, N. Wu<sup>1</sup> and G. Shou<sup>2</sup>, <sup>1</sup>Chinese Academy of Sciences and <sup>2</sup>Lihuewangong Microelectronics Ltd., China

### P5-5

Estimation of Wire Length Distribution for Evaluating Performance Improvement of Three-Dimensional LSI  
J. Deguchi, Y. Nakatani, T. Sugimura, T. Fukushima and M. Koyanagi, *Tohoku Univ., Japan*

### P5-6

No Feedback  $\Delta\Sigma$  ADC for High Frequency Operation Using Frequency  $\Delta\Sigma$  Modulator  
W. Matsubara, M. Sakou, K. Maezawa and T. Mizutani, *Nagoya Univ., Japan*

### P5-7

THD Measurement and Compensation for Analog Circuits with Fine CMOS Devices  
T. Komuro<sup>1,3</sup>, S. Sobukawa<sup>2</sup>, H. Kobayashi<sup>3</sup> and H. Sakayori<sup>1</sup>, <sup>1</sup>Agilent Technologies International Japan, Ltd., <sup>2</sup>NF Corp. and <sup>3</sup>Gunma Univ., Japan

### P5-8

A Novel Operation Scheme for Realizing Combined Linear-Logarithmic Response in Photodiode-Type Active Pixel Sensor Cells  
A. Hamasaki, M. Terauchi and K. Horii, *Hiroshima City Univ., Japan*

### P6

New TxID sequence and Matched Filter implementation for ATSC DTV  
J. S. Cha<sup>1</sup>, B. Yoon<sup>1</sup>, N. Hur<sup>2</sup>, Y. Lee<sup>3</sup> and S. Kim<sup>1</sup>, <sup>1</sup>Univ. of Seokyeong, <sup>2</sup>Sungkyunkwan Univ., <sup>3</sup>ETRI, Korea

**P6  
Compound Semiconductor Circuits,  
Electron Devices and  
Device Physics**  
(13 Papers)

### P6-1

Extremely Low Noise Characteristics of 0.15  $\mu\text{m}$  Power Metamorphic HEMT  
J. Y. Shim, H. S. Yoon, D. M. Kang, J. Y. Hong and K. H. Lee, *ETRI, Korea*

### P6-2

In<sub>0.49</sub>GaP/Al<sub>0.45</sub>GaAs E-pHEMT with High Gate Forward Turn-on Voltage & High Transconductance Linearity  
K. Jang, Juyong Lee, Jaehak Lee, K. Seo, *Seoul National Univ., Korea*

### P6-3

Origin of Frequency Dependence in Drain Conductance of InAlAs/InGaAs HEMTs  
H. Taguchi, M. Hayakawa, Y. Nakamura, T. Iida and Y. Takanaishi, *Tokyo Univ. of Science, Japan*

**P6-4** Improvement of Linearity in Novel InGaAsN-based HEMTs  
Y. K. Su, S. H. Hsu, S. J. Chang and J. D. Wu, *National Cheng Kung Univ., Taiwan*

**P6-5** Double-Transconductance-Plateau Characteristics in InGaAs/GaAs Real-Space Transfer High Electron Mobility Transistor  
C. S. Lee<sup>1</sup>, W. C. Hsu<sup>2</sup>, Y. J. Chen<sup>2</sup>, J. C. Huang<sup>2</sup> and D. H. Huang<sup>2</sup>, <sup>1</sup>Feng Chia Univ. and <sup>2</sup>National Cheng Kung Univ., Taiwan

**P6-6** A Comparative Study on the DC, Microwave Characteristics of 0.12 μm Double-Recessed Gate AlGaAs/InGaAs/GaAs PHEMTs Using a Dielectric Assisted Process  
J. W. Lim, H. K. Ahn, H. G. Ji, W. J. Chang, J. K. Mun and H. Kim, *ETRI Korea*

**P6-7** Novel In<sub>0.425</sub>Al<sub>0.575</sub>As/In<sub>x</sub>Ga<sub>1-x</sub>As Metamorphic δ-HEMTs on GaAs Substrate with Various Channel Designs  
W. C. Hsu<sup>1</sup>, C. S. Lee<sup>2</sup>, Y. J. Chen<sup>1</sup>, J. C. Huang<sup>1</sup> and C. L. Wu<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Feng Chia Univ. and <sup>3</sup>Transcom, Inc., Taiwan

**P6-8** Compact RF Switches Using Dielectric Overhang Gate Process & Stacked Inductor  
K. Jang, J. Lee, S. Kim and K. Seo, *Seoul National Univ., Korea*

**P6-9** P-type doping for Be/C co-implantation in GaN  
K. T. Liu<sup>1</sup>, Y. K. Su<sup>2</sup>, S. J. Chang<sup>2</sup> and Y. Horikoshi<sup>3</sup>, <sup>1</sup>Cheng Shiu Univ., <sup>2</sup>National Cheng Kung Univ. and <sup>3</sup>Waseda Univ., Taiwan

**P6-10** Enhanced  $f_{max}$  and low base resistance in Ni silicided SiGe HBT  
H. C. Bae, S. H. Kim, Y. J. Song, S. W. Yoo, S. H. Lee and B. W. Kim, *ETRI, Korea*

**P6-11** Enhancement-Mode High Electron Mobility Transistors Lattice-Matched to InP Substrates Utilizing Ti/Pt/Au Gate Metallization  
J. H. Jang<sup>1</sup>, S. Kim<sup>2</sup> and I. Aidesida<sup>2</sup>, <sup>1</sup>Gwangju Inst. of Science and Technology and <sup>2</sup>Univ. of Illinois at Urbana Champaign, Korea

**P6-12** HEMT Yield Improvement with Ultrasonic-assisted recess for High speed Integrated Circuit  
S. J. Yeon, H. Kim, J. Lee and K. Seo, *Seoul National Univ., Korea*

**P6-13** Temperature-Dependent Characteristics of a Sulfur-Passivated AlGaAs/InGaAs/GaAs Pseudomorphic High Electron Mobility Transistor (PHEMT)  
P. H. Lai, S. I. Fu, Y. Y. Tsai, C. I. Kao, C. W. Chen, C. H. Yen and W. C. Liu, *National Cheng Kung Univ., China*

#### **P7 Photonic Devices and Device Physics (20 Papers)**

**P7-1** Effect of Surface Treatment on the Performances of Vertical-structure GaN-based High-power LEDs with Electroplating Metallic Substrate  
K. M. Uang<sup>1,2</sup>, S. J. Wang<sup>1</sup>, S. L. Chen<sup>1</sup>, Y. C. Yang<sup>1</sup>, T. M. Chen<sup>2</sup> and B. W. Liou<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Wu-Feng Inst. of Technology, Taiwan

**P7-2** Fabrication and characteristics of GaN-based Microcavity LEDs with high reflectivity AlN/GaN DBRs  
Y. C. Peng<sup>1</sup>, C. C. Kao<sup>1</sup>, J. Y. Tsai<sup>1</sup>, T. C. Lu<sup>1</sup>, H. H. Yao<sup>1</sup>, T. T. Kao<sup>1</sup>, C. F. Lin<sup>2</sup>, H. C. Kuo and S. C. Wang<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Chung Hsing Univ., Taiwan

**P7-3** GaN-Based Green Resonant Cavity Light Emitting Diodes  
W. K. Wang<sup>1</sup>, R. H. Horng<sup>1</sup>, S. Y. Huang<sup>2</sup>, J. M. Chen<sup>2</sup>, Y. J. Tsai<sup>1</sup> and D. S. Wu<sup>1</sup>, <sup>1</sup>National Chung-Hsing Univ. and <sup>2</sup>Da-Yeh Univ., China

**P7-4** Light-output Enhanced of GaN-based Light-emitting Diodes by Photoelectrochemical oxidation in H<sub>2</sub>O  
F. I. Lai, W. Y. Chen, C. C. Kao, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

**P7-5** High Brightness InGaN/GaN LEDs with ESD Protection  
S. C. Shei<sup>1</sup> and C. S. Chang<sup>2</sup>, <sup>1</sup>South Epitaxy Corp. and <sup>2</sup>Inst. of Microelectronics, National Cheng Kung Univ., Taiwan

**P7-6** Enhanced Light Output of InGaN/GaN Light Emitting Diode with Excimer Laser Etching on Nano-roughened P-GaN Surface  
H. W. Huang, J. T. Chu, C. C. Kao, T. H. Hsueh, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

**P7-7** Nitride-based flip-chip LEDs with transparent ohmic contacts and reflective mirrors  
W. S. Chen<sup>1</sup>, S. J. Chang<sup>1</sup>, Y. K. Su<sup>1</sup>, Y. C. Lin<sup>1</sup>, C. S. Chang<sup>1</sup>, T. K. Ke<sup>1</sup>, C. F. Shen<sup>1</sup> and S. C. Shei<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>South Epitaxy Corp., Taiwan

**P7-8** Relative Intensity Noise of Vertical Cavity Surface Emitting Lasers (VCSELs) with Polarization-Selective Feedback  
Y. H. Chang, *National Chiao Tung Univ., Taiwan*

**P7-9** A Theoretical Study: Effect of Eu and Er ion Dopant on the Electronic Excitations of Yttrium Oxide and Yttrium Oxy-Sulphide.  
A. Govindasamy<sup>1</sup>, C. Lv<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, M. Kubo<sup>1,2</sup>, E. Broclawik<sup>1</sup> and A. Miyamoto<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>PRESTO-JST, Japan

**P7-10** A Theoretical Study on Influence of Oxygen Vacancies on the Electronic Properties of Indium Oxide and Indium Tin Oxide  
C. Lv<sup>1</sup>, X. Wang<sup>1</sup>, A. Govindasamy<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, M. Kubo<sup>1,2</sup>, E. Broclawik<sup>1</sup> and A. Miyamoto<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>PRESTO-JST, Japan

**P7-11** Theoretical Design of MgO Protecting Layer in Plasma Display by New Kinetic Monte Carlo Simulator  
M. Kubo<sup>1,2</sup>, H. Kikuchi<sup>1</sup>, T. Masuda<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, H. Kajiyama<sup>3</sup> and A. Miyamoto<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>PRESTO-JST and <sup>3</sup>Univ. of Tokyo Japan

**P7-12** Photoluminescence and Electroluminescence Properties of The Er-doped Silicon-Rich Silicon Oxide Films deposited by Pulsed Laser Deposition Technique  
Y. Lim<sup>1</sup>, C. Ko<sup>1</sup>, M. Han<sup>1</sup>, C. H. Bae<sup>2</sup>, S. M. Park<sup>2</sup> and K. Park<sup>1</sup>, <sup>1</sup>Univ. of Seoul and <sup>2</sup>Kyung Hee Univ., Korea

**P7-13** Structural and Optical Properties of Electro-Optic Material: Sputtered (Ba,Sr)TiO<sub>3</sub>  
M. Suzuki, Z. Xu, Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

**P7-14** Photodetector Characteristics of Metal-Oxide-Semiconductor Tunneling Structures with Transparent Conductive Tin Oxide Gate  
M. Chikamoto, H. Hashimoto, K. Horikoshi, A. Shinozaki, Y. K. Su<sup>1</sup>, Y. Z. Chiuou<sup>2</sup>, C. K. Wang<sup>1</sup>, S. P. Chang<sup>1</sup>, J. J. Tang<sup>2</sup> and B. R. Huang<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Southern Taiwan Univ. of Technology and <sup>3</sup>National Yunlin Univ. of Science and Technology, Taiwan

**P7-15** Novel Fabrication Technique of Optical Waveguides using Low Density Silicon Nitride Films Deposited by Plasma-Enhanced Chemical Vapor Deposition  
S. Yokoyama and T. Kakite, *Hiroshima Univ., Japan*

**P7-16** Groove-Buried Optical Waveguides Based on Metal Organic Solution-Derived Ba<sub>0.5</sub>Sr<sub>0.5</sub>TiO<sub>3</sub> Thin Films  
Z. Xu, M. Suzuki, Y. Tanushi, K. Wakushima and S. Yokoyama, *Hiroshima Univ., Japan*

**P7-17** InP/InGaAs Partially p-Doped Photodiode with Leaky Optical Waveguide and Distributed Bragg Reflectors for High-Saturation-Current and High-Bandwidth-Responsivity Product  
W. Y. Chiu, W. K. Wang, Y. S. Wu, F. H. Huang, D. M. Lin, Y. J. Chan and J. W. Shi, *National Central Univ., Taiwan*

**P7-18** Control of Spectral Photosensitivity in Stacked Color Sensors: Proposal and Theoretical Analysis  
N. Kakimoto and T. Numai, *Ritsumeikan Univ., Japan*

**P7-19** Fabrication of Si thin-film solar cells by hot-wire chemical vapor deposition and laser doping techniques  
S. Y. Lien<sup>1</sup>, D. S. Wu<sup>1,2</sup>, Y. C. Lin<sup>1</sup>, I. C. Hsieh<sup>3</sup> and H. Y. Mao<sup>3</sup>, <sup>1</sup>National Chung Hsing Univ., <sup>2</sup>National Formosa Univ. and <sup>3</sup>Da-Yeh Univ., Taiwan

**P7-20** Homoepitaxial ZnSe MIS Photodetectors Using SiO<sub>2</sub> and BST Insulator  
T. K. Lin<sup>1</sup>, S. J. Chang<sup>1</sup>, Y. K. Su<sup>1</sup>, Y. Z. Chiuou<sup>2</sup>, C. K. Wang<sup>1</sup>, S. P. Chang<sup>1</sup>, J. J. Tang<sup>2</sup> and B. R. Huang<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Southern Taiwan Univ. of Technology and <sup>3</sup>National Yunlin Univ. of Science and Technology, Taiwan

#### **P8 Advanced Material Synthesis and Crystal Growth Technology (9 Papers)**

**P8-1** Constraining the Direction of Carbon Nanotubes by Oxide Capping Layer  
K. C. Lin, R. L. Lai, Y. R. Chang, C. P. Juan, T. Y. Chuang, J. K. Shiu, H. C. Tai and H. C. Cheng, *National Chiao Tung Univ., Taiwan*

**P8-2** Crystal Growth Mechanism of Spherical Silicon Fabricated by Dropping Method  
S. Omae<sup>1</sup>, T. Minemoto<sup>1</sup>, M. Murozono<sup>2</sup>, H. Takakura<sup>1</sup> and Y. Hamakawa<sup>1</sup>, <sup>1</sup>Ritsumeikan Univ. and <sup>2</sup>Clean Venture 21 Co., Japan

**P8-3** High-Rate Growth of Defect-Free Epitaxial Si at Low Temperatures by Atmospheric Pressure Plasma CVD  
T. Wakamiya, H. Ohmi, H. Kakiuchi, H. Watanabe, K. Yasutake, K. Yoshii and Y. Mori, *Osaka Univ., Japan*

**P8-4** Homoepitaxial ZnSe MIS Photodetectors Using SiO<sub>2</sub> and BST Insulator  
T. K. Lin<sup>1</sup>, S. J. Chang<sup>1</sup>, Y. K. Su<sup>1</sup>, Y. Z. Chiuou<sup>2</sup>, C. K. Wang<sup>1</sup>, S. P. Chang<sup>1</sup>, J. J. Tang<sup>2</sup> and B. R. Huang<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Southern Taiwan Univ. of Technology and <sup>3</sup>National Yunlin Univ. of Science and Technology, Taiwan

**P8-4** High-Rate Deposition of Intrinsic Amorphous Silicon Layers for Solar Cells using Very High Frequency Plasma at Atmospheric Pressure  
H. Kakiuchi<sup>1</sup>, H. Ohmi<sup>1</sup>, Y. Kuwahara<sup>1</sup>, M. Matsumoto<sup>2</sup>, Y. Ebata<sup>3</sup>, K. Yasutake<sup>1</sup>, K. Yoshii<sup>1</sup> and Y. Mori<sup>1</sup>, <sup>1</sup>Osaka Univ., <sup>2</sup>Sanyo Electric Company and <sup>3</sup>Sharp, Japan

**P8-5** Study of Effects of Metal Layer on Hydrogen Desorption from Hydrogenated Amorphous Silicon Using Temperature-Programmed Desorption  
Y. Hamaoka, H. Ohmi, H. Kakiuchi and K. Yasutake, *Osaka Univ., Japan*

**P8-6** Fabrication of InP and InGaAs air-hole type Two-dimensional Photonic Crystals by Selective Area MOVPE  
S. Hashimoto, J. Takeda, A. Tarumi, S. Hara, J. Motohisa and T. Fukui, *Univ. of Hokkaido, Japan*

**P8-7** Precise Control of Growth of VCSEL Structure by using MBE *in-situ* Reflectance Monitor  
M. Mizutani, F. Teramae, K. Takeuchi, T. Murase, S. Naritsuka and T. Maruyama, *Meijo Univ., Japan*

**P8-8** Interface states of AlSb/InAs heterointerface with AlAs-like interface  
S. Gozu<sup>1</sup>, K. Akahane<sup>1</sup>, N. Yamamoto<sup>1</sup>, A. Ueta<sup>1</sup>, T. Ando<sup>2</sup> and N. Ohtani<sup>2</sup>, <sup>1</sup>National Inst. of Information and Communications Technology, <sup>2</sup>Hamamatsu Photonics K. K. and <sup>3</sup>Doshisha Univ., Japan

**P8-9** X-ray Resonant/Off-Resonant Scattering of Fractional Monolayer AlAs/GaAs Superlattices  
H. Miyagawa<sup>1</sup>, K. Takao<sup>1</sup>, K. Fujii<sup>1</sup>, M. Mizumaki<sup>2</sup>, O. Sakata<sup>3</sup>, S. Kimura<sup>2</sup>, A. Kitano<sup>2</sup>, R. Uejii<sup>1</sup>, N. Sumida<sup>1</sup> and S. Koshiba<sup>1</sup>, *Kagawa Univ. and <sup>2</sup>JASRI, Japan*

#### **P9 Physics and Applications of Novel Functional Materials and Devices (10 Papers)**

**P9-1** A novel method to convert metallic-type CNTs to semiconducting-type CNT-FETs  
B. H. Chen<sup>1,2</sup>, J. H. Wei<sup>3</sup>, P. Y. Lo<sup>1</sup>, M. J. Tsai<sup>1</sup>, T. S. Chao<sup>2</sup>, H. C. Lin<sup>2</sup> and T. Y. Huang<sup>2</sup>, <sup>1</sup>ERSO, <sup>2</sup>National Chiao Tung Univ. and <sup>3</sup>Ching Yun Univ., Taiwan

**P9-2** Synthesis of Inorganic-Compound Nanowires using Carbon Nanotube Templates  
H. Konishi<sup>1</sup>, M. Kishida<sup>1</sup>, Y. Murata<sup>1</sup>, T. Yasuda<sup>1</sup>, D. Maeda<sup>1</sup>, K. Tomita<sup>1</sup>, K. Motoyoshi<sup>1</sup>, S. Honda<sup>1</sup>, J. G. Lee<sup>1</sup>, H. Mori<sup>1</sup>, S. Yoshimoto<sup>2</sup>, R. Hobara<sup>2</sup>, I. Matsuda<sup>2</sup>, S. Hasegawa<sup>2</sup>, K. Oura<sup>1</sup> and M. Katayama<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Univ. of Tokyo, Japan

**P9-3** Metal-coated Carbon Nanotube Tips for Nanoscale Electrical Measurements  
Y. Murata<sup>1</sup>, M. Kishida<sup>1</sup>, H. Konishi<sup>1</sup>, D. Maeda<sup>1</sup>, T. Yasuda<sup>1</sup>, K. Motoyoshi<sup>1</sup>, K. Tomita<sup>1</sup>, S. Honda<sup>1</sup>, H. Okado<sup>1</sup>, S. Yoshimoto<sup>2</sup>, R. Hobara<sup>2</sup>, I. Matsuda<sup>2</sup>, S. Hasegawa<sup>2</sup>, K. Oura<sup>1</sup> and M. Katayama<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Univ. of Tokyo, Japan

**P9-4**

Fabrication of nanoscaled-schottky diodes based on metal silicide/silicon nanowire with scanning probe lithography and Wet etching and its electrical characterization  
J. T. Sheu<sup>1</sup>, S. P. Yeh<sup>2</sup>, S. T. Tsai<sup>3</sup> and C. H. Lien<sup>2</sup>,  
<sup>1</sup>National Chiao Tung Univ.,  
<sup>2</sup>National Tsing-Hua Univ. and  
<sup>3</sup>National Chi-Nan Univ.

**P9-5**

Quantum Simulation of Nanoscale Metal/Insulator Tunnel Transistors  
M. Shin, *Information and Communications Univ., Korea*

**P9-6**

Selective deposition of gold particles on DPN patterns on silicon dioxide surface  
J. T. Sheu<sup>1,2</sup>, C. H. Wu<sup>1,2</sup> and T. S. Chao<sup>1</sup>,  
<sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Synchrotron Radiation Research Center, Taiwan

**P9-7**

Feasibility of Observing a Spin Drag Effect in the Electronic Transport  
Y. Takahashi<sup>1</sup>, Y. Sato<sup>2</sup>, F. Hirose<sup>3</sup> and H. Kawaguchi<sup>1,2</sup>,  
<sup>1</sup>Yamagata Univ. and <sup>2</sup>CREST-JST, Japan

**P9-8**

Dynamic Analyses of Thermally Induced Ultrasonic Emission from Nanocrystalline Silicon  
Y. Watabe<sup>1</sup>, Y. Honda<sup>1</sup> and N. Koshida<sup>2</sup>,  
<sup>1</sup>Matsushita Electric and <sup>2</sup>Tokyo Univ. of Agriculture and Technology, Japan

**P9-9**

Exciton dephasing in (AlAs)<sub>m</sub>(GaAs)<sub>n</sub> various period superlattices  
S. Takizawa, H. Hari, Y. Miyaoka, K. Fujii, H. Yamada, H. Miyagawa, N. Tsurumachi, S. Koshiba, S. Nakanishi and H. Itoh,  
Kagawa Univ., Japan

**P9-10**

Ultraviolet Lasing of Sol-Gel Derived Zinc Oxide Polycrystalline Films  
S. Y. Kuo<sup>1</sup>, F. I. Lai<sup>2</sup>, W. C. Chen<sup>3</sup>, C. P. Cheng<sup>3</sup>, H. C. Kuo<sup>2</sup> and S. C. Wang<sup>2</sup>,  
<sup>1</sup>Instrument Technology Research Center, <sup>2</sup>National Chiao Tung Univ. and <sup>3</sup>National Taiwan Normal Univ., Taiwan

**P10**

**Organic Materials Science, Device Physics, and Applications**  
(11 Papers)

**P10-1**

Fabrication of Electrically conductive Chemically adsorbed monomolecular layer with polypyrrolyl groups  
S. Yamamoto<sup>1</sup> and K. Ogawa<sup>2</sup>,  
<sup>1</sup>Kobe City College of Technology and <sup>2</sup>Kagawa Univ., Japan

**P10-2**

Electronic and Transport Properties of Ferrocene Molecule: Theoretical Study  
T. Uehara, H. Baba, R. V. Belosludov, A. A. Farajian, H. Mizuseki and Y. Kawazoe,  
Tohoku Univ., Japan

**P10-3**

Structure and Properties Due to NO<sub>2</sub> Gas in Copper Phthalocyanine Films Prepared by Oblique Vacuum Evaporation Method  
T. Wakasa, K. Shinbo, Y. Ohdaira, K. Kato and F. Kaneko,  
Niigata Univ., Japan

**P10-4**

Organic Multi-Function Diodes Operable for Emission and Photo detection Modes  
H. Shimada<sup>1</sup>, J. Yanagi<sup>1</sup>, Y. Matsushita<sup>1</sup>, S. Naka<sup>1,2</sup>, H. Okada<sup>1,2</sup> and H. Onnagawa<sup>1,2</sup>,  
<sup>1</sup>Toyama Univ. and <sup>2</sup>Innovation Plaza Tokai JST, Japan

**P10-5**

The Influence of the Conductive Layer on the Organic Electroluminescent Device  
H. H. Yu<sup>1</sup>, S. J. Hwang<sup>2</sup> and M. C. Tsen<sup>1</sup>,  
<sup>1</sup>National Formosa Univ. and <sup>2</sup>National United Univ., Taiwan

**P10-6**

Characteristics of polymer light emitting diodes with the LiF anode interfacial layer  
S. Sohn, J. Yang, H. Chae, J. Boo and D. Jung,  
Sungkyunkwan Univ., Korea

**P10-7**

Air-stable Ambipolar Organic Thin Film Transistors Based on Copper Phthalocyanine Composites  
R. Ye<sup>1</sup>, M. Baba<sup>1</sup>, T. Suzuki<sup>2</sup> and K. Mori<sup>3</sup>,  
<sup>1</sup>Iwate Univ. and <sup>2</sup>Iwate Industrial Research Inst., Japan

**P10-8**

Improvement of on/off ratio of pentacene static induction transistor with ultra-thin CuPc layer  
Y. Watanabe<sup>1</sup>, H. Iechi<sup>1,2</sup> and K. Kudo<sup>1,3</sup>,  
<sup>1</sup>Optoelectronic Industry and Technology Development Association, <sup>2</sup>Ricoh Co. Ltd and <sup>3</sup>Chiba Univ., Japan

**P10-9**

Organic thin-film transistors with N<sub>2</sub> treatment  
B. T. Wu<sup>1</sup>, Y. K. Su<sup>1</sup>, Y. S. Chen<sup>1</sup>, M. L. Tu<sup>1</sup>, Y. T. Chiou<sup>2</sup> and C. H. Chu<sup>2</sup>,  
<sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Inst. of Industrial Technology Research, Taiwan

**P10-10**

Analysis of Interface trap between pentacene active layer and gate insulator of OTFTs.  
C. K. Han, T. H. Kim and C. K. Song,  
Dong-A Univ., Korea

**P10-11**

SPICE model of Pentacene Thin Film Transistor  
H. Jung, Y. X. Xu and C. K. Song,  
Dong-A Univ., Korea

**P11**

**Micro / Nano Electromechanical and Bio-Systems**  
(9 Papers)

**P11-1**

Vibration Characteristics of PZT Actuator by Fluid Flow in Intravascular Oxygenator  
G. B. Kim<sup>1</sup>, T. K. Kwon<sup>1</sup>, S. J. Kim<sup>2</sup>, C. U. Hong<sup>1</sup> and N. G. Kim<sup>1</sup>,  
<sup>1</sup>Univ. of Chonbuk and <sup>2</sup>College of Iksan, Korea

**P11-2**

Ion Polarity Dependent Voltage Shifts of SiGe Membrane for pH Sensor  
C. S. Lai, C. M. Yang, C. Y. Wang and T. C. Wang,  
Chang Gung Univ., Taiwan

**P11-3**

Development of DNA chip nanoarray by Fluidic Self-assembly method for Detection of DNA Hybridization  
D. K. Kim<sup>1</sup>, Y. S. Kwon<sup>2</sup>, Y. Takamura<sup>1</sup> and E. Tamiya<sup>1</sup>,  
<sup>1</sup>JAIST and <sup>2</sup>Dong-A Univ., Japan

**P11-4**

Development of Nano-Gap Device for Biosensor  
S. Morita, T. Hirokane, T. Takegawa, S. Urabe, K. Arima, J. Uchikoshi and M. Morita,  
Osaka Univ., Japan

**P11-5**

Vacuum Pressure Sensors Using Carbon Nanotubes as Electron Emitters  
S. J. Kim<sup>1</sup>, N. K. Choi<sup>1</sup>, J. O. Jeon<sup>1</sup>, S. H. Lee<sup>1</sup> and C. J. Lee<sup>2</sup>,  
<sup>1</sup>Kyungnam Univ. and <sup>2</sup>Hanyang Univ., Korea

**P11-6**

Improvement of Breakdown Field of Carbon Nanotubes by a Ti-Capping Layer on Catalyst Nanoparticles  
R. L. Lai<sup>1</sup>, Y. R. Chang<sup>1</sup>, C. P. Juan<sup>1</sup>, T. Y. Chuang<sup>1</sup>, K. C. Lin<sup>1</sup>, J. K. Shiu<sup>1</sup>, H. C. Tai<sup>1</sup>, K. H. Chen<sup>2</sup>, L. C. Cheng<sup>3</sup> and H. C. CHENG<sup>1</sup>,  
<sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Inst. of Atomic and Molecular Sciences, Academia Sinica and <sup>3</sup>National Taiwan Univ., Taiwan

**P11-7**

Fabrication InGaN Nanodisk Structure in GaN Reverse Hexagonal Pyramid  
C. F. Lin, J. J. Dai, Z. J. Yang and J. H. Zheng,  
National Chung Hsing Univ., Taiwan

**P11-8**

Fabrication the Nanoporous InGaN-based Light-Emitting Diodes  
C. F. Lin, J. H. Zheng, Z. J. Yang and J. J. Dai,  
National Chung Hsing Univ., Taiwan

**P11-9**

Fast and Accurate Simulation for Topography in Nanometer Semiconductor Process  
J. G. Lee and T. Won,  
Inha Univ., Korea

## Thursday, September 15

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Joint Area 1, 2 and 3</b>	<b>Area 5: Advanced Circuits and Systems</b>		<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Joint Area 8 and 9</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-7: Metal Gates I (9:15-10:25) Chairs: Y. Tsunashima (Toshiba) R. M. Wallace (Univ. of Texas at Dallas)	B-7: Carrier Transport II (9:15-10:15) Chairs: Y. Momiyama (Fujitsu) H. Oda (Renesas)	C-7: Germanide and Defects (9:15-10:15) Chairs: M. Kodera (Toshiba) M. Matsuura (Renesas)	D-7: Mixed-Signal Design (9:15-10:25) Chairs: H. Yamauchi (Sanyo Electric) T. Komuro (Agilent Technologies International Japan)		F-7: Organic Light Emitting Devices I (9:15-10:30) Chairs: T. Kamata (AIST) T. Sano (Sanyo Electric)	G-7: Joint Session Nanotubes and Nanowires I (9:15-10:45) Chairs: K. Matsumoto (Osaka Univ.) M. Nihei (Fujitsu Labs.)	H-7: FeRAM I (9:15-10:25) Chairs: H. S. Jeong (Samsung Electronics) T. Eshita (Fujitsu)	I-7: Modeling and Simulation (9:15-10:30) Chairs: K. Maezawa (Nagoya Univ.) S. Tanaka (NEC)
<b>9:15 A-7-1 (Invited)</b> Metal Gate Electrodes Formed by Atomic Layer Deposition G. Parsons, <i>North Carolina State Univ., USA</i>	<b>9:15 B-7-1</b> Advanced split-CV technique for accurate extraction of inversion layer mobility in short channel MOSFETs H. Irie and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>9:15 C-7-1</b> Material and Electrical Characterization of Nickel Germanide for p-channel Germanium Schottky Source/Drain Transistors R. T. P. Lee <sup>1,2</sup> , S. L. Liew <sup>1</sup> , B. Balakrishnan <sup>1</sup> , K. Y. Lee <sup>1</sup> , Y. C. Yeo <sup>2</sup> and D. Z. Chi <sup>1</sup> , <sup>1</sup> <i>Inst. of Materials Research and Engineering and</i> <sup>2</sup> <i>National Univ. of Singapore, Singapore</i>	<b>9:15 D-7-1 (Invited)</b> Issues of Mixed-Signal Circuit Design in 90nm CMOS LSI Technology T. Iida <sup>1</sup> , H. Ishii <sup>2</sup> , T. Nakao <sup>2</sup> and N. Hamanishi <sup>2</sup> , <sup>1</sup> <i>STARC and</i> <sup>2</sup> <i>Semiconductor Company, Toshiba Corp., Japan</i>		<b>9:15 F-7-1 (Invited)</b> Tetrabenzoporphyrin Organic Semiconductors for Flexible Organic Thin Film Transistors and Circuits J. Kanicki <sup>1</sup> , P. B. Shea <sup>1</sup> and N. Ono <sup>2</sup> , <sup>1</sup> <i>Univ. of Michigan and</i> <sup>2</sup> <i>Ehime Univ., USA</i>	<b>9:15 G-7-1 (Invited)</b> Revolution in Carbon Nanotube Synthesis - "Super Growth" D. N. Futaba, K. Hata, K. Mizuno, T. Yamada, T. Namai, Y. Hayamizu, M. Yumura and S. Iijima, <i>National Inst. of Advanced Industrial Science and Technology, Japan</i>	<b>9:15 H-7-1 (Invited)</b> Current Development Status and Future Challenge of FeRAM Technologies S. Y. Lee and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	<b>9:15 I-7-1 (Invited)</b> Simulation of AlGaIn/GaN Heterostructure Field Effect Transistors N. Braga <sup>1</sup> , R. Mickevicius <sup>1</sup> , W. Fichtner <sup>1</sup> , R. Gaska <sup>2</sup> , M. S. Shur <sup>3</sup> , G. Simin <sup>4</sup> and M. A. Khan <sup>5</sup> , <sup>1</sup> <i>Synopsys, Inc.</i> , <sup>2</sup> <i>Sensor Electronic Technology Inc.</i> , <sup>3</sup> <i>Rensselaer Polytechnic Inst. and</i> <sup>4</sup> <i>Univ. of South Carolina, USA</i>
<b>9:45 A-7-2</b> Material Characterization of Metal-germanide Gate Electrodes Formed by FUGE (Fully Germanided) Process Y. Tsuchiya, M. Koyama, J. Koga and A. Nishiyama, <i>Toshiba Corp., Japan</i>	<b>9:35 B-7-2</b> Improved oxidation-induced Ge condensation technique by using H <sup>+</sup> irradiation and post-annealing for highly stress-relaxed ultrathin SGOI M. Ikishima <sup>1</sup> , I. Tsunoda <sup>1</sup> , T. Sadoh <sup>1</sup> , T. Enokida <sup>2</sup> , M. Ninomiya <sup>3</sup> , M. Nakamae <sup>3</sup> and M. Miyao <sup>1</sup> , <sup>1</sup> <i>Kyushu Univ.</i> , <sup>2</sup> <i>Fukuro Semicon and</i> <sup>3</sup> <i>SUMCO, Japan</i>	<b>9:35 C-7-2</b> Highly Thermal Immune Ni GermanoSilicide with Nitrogen-Doped Ni and Co/TiN Double Capping Layer for Nano-Scale CMOS Applications S. Y. Oh <sup>1</sup> , J. G. Yun <sup>1</sup> , Y. J. Kim <sup>1</sup> , W. J. Lee <sup>1</sup> , H. H. Ji <sup>1</sup> , T. Agchbayar <sup>1</sup> , U. S. Kim <sup>2</sup> , H. S. Cha <sup>2</sup> , S. B. Heo <sup>2</sup> , Y. J. Cho <sup>3</sup> , K. J. Han <sup>3</sup> , Y. C. Kim <sup>3</sup> , J. S. Wang <sup>4</sup> and H. D. Lee <sup>1</sup> , <sup>1</sup> <i>Chungnam National Univ.</i> , <sup>2</sup> <i>MagnaChip Semiconductor Ltd. and</i> <sup>3</sup> <i>Korea Univ. of Technology and Education, Korea</i>	<b>9:45 D-7-2</b> A 6-bit A/D Converter for MEMS-control circuit J. Terada, M. Urano, J. Kodate, S. Mutoh and K. Machida, <i>NTT, Japan</i>		<b>9:45 F-7-2</b> Top-Emission Inverted Organic Light Emitting Diode Using Aluminum Nitride Buffer Layer C. C. Tseng, F. S. Juang and T. S. Liu, <i>National Formosa Univ., Taiwan</i>	<b>9:45 G-7-2</b> Single Walled Carbon Nanotubes Grown by Chemical Vapour Deposition: Structures and Devices for Transport and Optics D. G. Austing, P. Finnie and J. Lefebvre, <i>National Research Council of Canada, Canada</i>	<b>9:45 H-7-2</b> Highly Reliable 0.15µm/14F <sup>2</sup> Cell FRAM Capacitor using SrRuO <sub>3</sub> Buffer Layer J. E. Heo, B. J. Bae, D. C. Yoo, S. D. Nam, J. E. Lim, D. H. Im, S. O. Park, H. S. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	<b>9:45 I-7-2</b> Characterization and Modeling of Microwave Noise in InP/InGaAs Composite Channel High Electron Mobility Transistors (HEMTs) Y. Liu, H. Wang and R. Zeng, <i>Nanyang Technological Univ., Singapore</i>

**Room 301 (A)**

**10:05 A-7-3**  
Area Selective Flash Lamp Post-Deposition Annealing of High-k Film Using Si Photo Absorber for Metal Gate MISFETs with NiSi Source/Drain  
T. Matsuki, I. Nishimura, Y. Akasaka, K. Hayashi, M. Noguchi, K. Yamashita, K. Torii, N. Kasai and Y. Nara, *SELETE, Japan*

**Room 501 (B)**

**9:55 B-7-3**  
High Mobility Fully-Depleted Germanium-on-Insulator pMOSFET with 32-nm-Thick Ge Channel Layer Formed by Ge-Condensation Technique  
S. Nakaharai<sup>1</sup>, T. Tezuka<sup>1</sup>, E. Toyoda<sup>2</sup>, N. Hirashita<sup>1</sup>, Y. Moriyama<sup>1</sup>, T. Maeda<sup>3</sup>, T. Numata<sup>1</sup>, N. Sugiyama<sup>1</sup> and S. Takagi<sup>3,4</sup>, <sup>1</sup>MIRAI-ASET, <sup>2</sup>Toshiba Ceramics, <sup>3</sup>MIRAI-AIST and <sup>4</sup>Univ. of Tokyo, Japan

**Room 502 (C)**

**9:55 C-7-3**  
Theoretical Investigation of Neutral Point Defects in CoSi<sub>2</sub>  
T. Wang, Y. H. Son, H. S. Joo, Y. J. Kim, I. S. Han and H. D. Lee, *Chungnam National Univ., Korea*

**Room 503 (D)**

**10:05 D-7-3**  
Low Power and High Sensitivity MRAM Sensing Scheme with Body Biased Pre-amplifier  
T. Sugimura, J. Deguchi, H. Choi, T. Sakaguchi, H. Oh, T. Fukushima and M. Koyanagi, *Tohoku Univ., Japan*

**Room 504 (E)****Room 505 (F)**

**10:00 F-7-3**  
Improvements in the Characteristics of Blue Polymer Light-emitting Diodes by Polymer Hole Transport Layer  
J. Li, T. Sano, Y. Hirayama, T. Tomita, H. Fujii and K. Wakisaka, *Sanyo Electric Company, Japan*

**10:15 F-7-4**  
The Improvement of Luminance Efficiency by the Insertion of Buffer layers in Flexible Organic Light-Emitting Diodes  
T. H. Yang<sup>1</sup>, F. S. Juang<sup>1</sup>, Y. S. Tsai<sup>1</sup> and M. Yokoyama<sup>2</sup>, <sup>1</sup>National Formosa Univ., <sup>2</sup>I-Shou Univ., Taiwan

**Room 401 (G)**

**10:00 G-7-3**  
Air-Stable p-Type and n-Type Carbon Nanotube Field-Effect Transistors with Top-Gate Structure on SiN<sub>x</sub> Passivation Films Formed by Catalytic Chemical Vapor Deposition  
D. Kaminishi<sup>1</sup>, H. Ozaki<sup>1</sup>, Y. Ohno<sup>1</sup>, K. Maehashi<sup>1</sup>, K. Inoue<sup>1</sup>, K. Matsumoto<sup>1</sup>, Y. Serii<sup>2</sup>, A. Masuda<sup>2</sup>, H. Matsumura<sup>2</sup> and T. Niki<sup>3</sup>, <sup>1</sup>Osaka Univ., <sup>2</sup>JAIIST and <sup>3</sup>Ishikawa Seisakusho, Ltd., Japan

**10:15 G-7-4**  
Topographic and Conductive AFM Measurements on Carbon Nanotube Field-Effect Transistors Fabricated by In-situ Chemical Vapor Deposition  
L. Rispal, Y. Stefanov, R. Heller, G. Tzschöckel, G. Hess, K. Haberle and U. Schwalke, *Darmstadt Univ. of Technology, Germany*

**10:30 G-7-5**  
Fermi Level Modulation of n-type Doped Single Walled Carbon Nanotube using Buried Local-Gate FET Structure by Oxygen Ion Implantation with Ultra-low Energy Ion Beam of 25eV  
T. Kamimura<sup>1,2</sup>, K. Yamamoto<sup>2,3</sup>, and K. Matsumoto<sup>1,2,3</sup>, <sup>1</sup>Osaka Univ., <sup>2</sup>CREST-IST and <sup>3</sup>AIST, Japan

**Room 402 (H)**

**10:05 H-7-3**  
Bit Distribution and Reliability of High Density 1.5V FRAM Embedded with 130nm, 5LM Copper CMOS Logic  
K. R. Udayakumar, K. Boku, K. A. Remack, J. Rodriguez, S. R. Summerfelt, F. G. Celii, S. Aggarwal, J. S. Martin, L. Hall, L. Matz, B. Rath sack, H. McAdams and T. S. Moise, *Texas Instruments, USA*

**Room 403 (I)**

**10:00 I-7-3**  
Low-Field Electron Mobility Models for Bulk GaN and AlGaIn/GaN 2DEGs  
F. Schwierz, *Techn. Univ., Germany*

**10:15 I-7-4**  
Theoretical Analysis of Breakdown Characteristics for Recessed Gate GaAs MESFETs  
T. Shugo, D. Macarambon Jr. and M. Kuzuhara, *Univ. of Fukui, Japan*

Break

Break



Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Joint Area 1, 2 and 3</b>	<b>Area 5: Advanced Circuits and Systems</b>		<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Joint Area 8 and 9</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
A-8: Metal Gates II (10:45-12:05) Chairs: T. Aoyama (Fujitsu Labs.) G. Parsons (North Carolina State Univ.)	B-8: Device Reliability (10:45-12:15) Chairs: D. Hisamoto (Hitachi) K. Kurimoto (Matsushita Electric)	C-8: Advanced Source/Drain Technology (10:45-12:15) Chairs: K. Ohuchi (Toshiba) Y. Nara (Selete)	D-8: High-Frequency Circuits (10:45-12:05) Chairs: R. Fujimoto (Toshiba) M. Mizuno (NEC)		F-8: Organic Light Emitting Devices II (10:45-12:15) Chairs: H. Usui (Tokyo Univ. of Agri. & Tech.) T. Sano (Sanyo Electric)	G-8: Joint Session Nanotubes and Nanowires II (10:00-12:30) Chairs: K. Ishibashi (RIKEN) Z. K. Tang (Hong Kong Univ. of Science)	H-8: FeRAM II (10:45-12:05) Chairs: T. Eshita (Fujitsu) N. Ishiwata (NEC)	I-8: Modeling and Simulation (10:45-11:30) Chairs: K. Maezawa (Nagoya Univ.) S. Tanaka (NEC)
<b>10:45 A-8-1</b> Mo <sub>x</sub> Si <sub>y</sub> N <sub>z</sub> Metal Gate Electrode with Tunable Work Function for Advanced CMOS P. Zhao <sup>1</sup> , J. Kim <sup>2</sup> , M. J. Kim <sup>1</sup> , B. E. Gnade <sup>1</sup> and R. M. Wallace <sup>3</sup> , <sup>1</sup> Univ. of Texas at Dallas and <sup>2</sup> Kookmin Univ., USA	<b>10:45 B-8-1 (Invited)</b> Explanation of Negative Bias Temperature Instability Mechanism in p-MOSFETs by Reaction-Diffusion Model S. Mahapatra, S. Sharma P. B. Kumar, D. Varghese, D. Saha, <i>IIT Bombay, India</i>	<b>10:45 C-8-1 (Invited)</b> Current Status and Forecast in High-Performance CMOS Device Technology T. Sugii, <i>Fujitsu Ltd., Japan</i>	<b>10:45 D-8-1</b> A Spurious Suppression Technique for Fractional-N Frequency Synthesizers R. Tachibana, Y. Shimizu, S. Ishizuka and H. Masuoka, <i>Toshiba Corp., Japan</i>		<b>10:45 F-8-1</b> Experimental Study of Chemical Reaction between LiF and Polyfluorene Interface During Sputtering ITO Cathode for Top Emission PLED Devices C. W. Teng, C. C. Lee and K. C. Liu, <i>Chang Gung Univ., Taiwan</i>		<b>10:45 H-8-1</b> Fabrication and Characterization of Ferroelectric Gate Field Effect Transistor Memory Based on Ferroelectric-Insulator Interface Conduction B. Y. Lee, S. Ikemori, M. Noda and M. Okuyama, <i>Osaka Univ., Japan</i>	<b>10:45 I-8-1</b> Analysis of Trap-Parameter Dependence of Lag Phenomena and Current Collapse in GaN FETs H. Takayanagi, H. Nakano, K. Itagaki and K. Horio, <i>Shibaura Inst. of Tech., Japan</i>
<b>11:05 A-8-2</b> Ta-based metal gates (Ta, TaB <sub>x</sub> , TaN <sub>x</sub> and TaC <sub>x</sub> ) -Modulated Work Function and Improved Thermal Stability- R. Ichihara, Y. Tsuchiya, Y. Kamimuta, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	<b>11:15 B-8-2</b> Influence of bulk bias on NBTI of pMOSFETs with ultra-thin SiON gate dielectric S. Zhu <sup>1</sup> , A. Nakajima <sup>1</sup> , T. Ohashi <sup>2</sup> and H. Miyake <sup>2</sup> , <sup>1</sup> Hiroshima Univ. and <sup>2</sup> Elpida Memory, Inc., Japan	<b>11:15 C-8-2</b> Buried Epitaxial, Si <sub>1-y</sub> C <sub>y</sub> (y = 0.07%) for the Suppression of Leakage in SPER (550°C 10 mins) Activated Junctions and Current Drive Enhancement in nMOSFET C. F. Tan <sup>1</sup> , E. F. Chor <sup>1</sup> , H. Lee <sup>2</sup> , J. Liu <sup>2</sup> , E. Quek <sup>2</sup> and L. Chan <sup>3</sup> , <sup>1</sup> National Univ. of Singapore and <sup>2</sup> Chartered Semiconductor Manufacturing, Singapore	<b>11:05 D-8-2</b> Design of Differential Transformer Balun and Its Application to CMOS LNA Y. J. Lee <sup>1</sup> , J. J. Kim <sup>2</sup> and H. K. Yu <sup>1</sup> , <sup>1</sup> ETRI and <sup>2</sup> MagnaChip Semiconductor Ltd., Korea		<b>11:00 F-8-2</b> Effects of thickness of organic and multi-layer anode on luminance efficiency in top-emission organic light-emitting diodes S. J. Lin <sup>1</sup> , H. Y. Ueng <sup>1</sup> and F. S. Juang <sup>2</sup> , <sup>1</sup> Univ. of Sun Yat-Sen and <sup>2</sup> Univ. of Formosa, Taiwan	<b>11:00 G-8-1 (Invited)</b> to be announced Z. K. Tang, <i>Hong Kong Univ. of Science &amp; Technology, China</i>	<b>11:05 H-8-2</b> Study of the Metal-Ferroelectric-Insulator-Si Structure Device Formation by Controlling Properties of High Frequency and Microwave Excited Plasma I. Takahashi, H. Sakurai, T. Isogai, A. Teramoto, S. Sugawa and T. Ohmi, <i>Tohoku Univ., Japan</i>	<b>11:00 I-8-2</b> Extraction of an Empirical Temperature-Dependence InGaP/GaAs HBT Large-Signal Model D. M. Lin, F. H. Hang, M. W. Hsieh, H. P. Wang and Y. J. Chan, <i>National Central Univ., Taiwan</i>
<b>11:25 A-8-3</b> Gate Depletion Effect Reduction and Flat-band Voltage Control in Poly-Si/HfAlO <sub>x</sub> MOSFETs with Nanometer TaN Dots at the Top Interface H. Fujiwara <sup>1</sup> , M. Kadoshima <sup>1</sup> , H. Ota <sup>2</sup> , H. Takaba <sup>1</sup> , N. Mise <sup>1</sup> , H. Satake <sup>1</sup> , T. Nabatame <sup>1</sup> and A. Toriumi <sup>2,3</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> MIRAI-ASRC-AIST and <sup>3</sup> Univ. of Tokyo, Japan	<b>11:35 B-8-3</b> Devices Characteristics and Aggravated Negative Bias Temperature Instability in PMOSFETs with Uniaxial Compressive Strain C. Y. Lu, H. C. Lin, Y. F. Chang and T. Y. Huang, <i>National Chiao Tung Univ., Taiwan</i>	<b>11:35 C-8-3</b> Gate Overlapped Raised Extension Structure (GORES) MOSFET by Using In-situ Doped Selective Si Epitaxy Y. Tateshita <sup>1</sup> , T. Imoto <sup>1</sup> , Y. Kikuchi <sup>1</sup> , J. Wang <sup>1</sup> , T. Kataoka <sup>1</sup> , Y. Miyanami <sup>1</sup> , H. Ikeda <sup>1</sup> , S. Fujita <sup>1</sup> , T. Landin <sup>2</sup> , C. Arena <sup>3</sup> , H. Iwamoto <sup>1</sup> , T. Ohno <sup>1</sup> , T. Kobayashi <sup>1</sup> , M. Saito <sup>1</sup> , S. Kadomura <sup>1</sup> and N. Nagashima <sup>1</sup> , <sup>1</sup> Sony Corp. and <sup>2</sup> ASM America Inc., Japan	<b>11:25 D-8-3</b> Design of I-Q down-converter in CMOS for wireless network application T. H. Teo, Y. Z. Xiong, <i>Inst. of Microelectronics, Singapore</i>		<b>11:15 F-8-3</b> Transparent barrier coatings for flexible organic light-emitting diode applications D. S. Wu <sup>1</sup> , T. N. Chen <sup>1</sup> , C. C. Chiang <sup>1</sup> , C. C. Wu <sup>1</sup> , H. B. Lin <sup>1</sup> , Y. P. Chen <sup>1</sup> , W. C. Chen <sup>1</sup> and F. S. Juang <sup>2</sup> , <sup>1</sup> National Chung Hsing Univ. and <sup>2</sup> National Formosa Univ., Taiwan			<b>11:15 I-8-3</b> Noise Analysis of Nitride-based MOS-HFETs with Photochemical Vapor Deposition SiO <sub>2</sub> : Gate Oxide in the Linear and Saturation Region C. K. Wang <sup>1</sup> , S. J. Chang <sup>1</sup> , Y. K. Su <sup>1</sup> , Y. Z. Chiou <sup>1</sup> , T. K. Lin <sup>1</sup> , T. K. Ko <sup>1</sup> , H. L. Liu <sup>1</sup> and J. J. Tang <sup>2</sup> , <sup>1</sup> National Cheng Kung Univ. and <sup>2</sup> Southern Taiwan Univ. of Technology, Taiwan

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>11:45 A-8-4</b> Low temperature divided CVD technique for TiN metal gate electrodes of p-MISFETs S. Sakashita <sup>1</sup> , K. Mori <sup>1</sup> , K. Tanaka <sup>2</sup> , M. Mizutani <sup>1</sup> , M. Inoue <sup>1</sup> , S. Yamanari <sup>1</sup> , J. Yugami <sup>1</sup> , H. Miyatake <sup>1</sup> and M. Yoneda <sup>1</sup> , <sup>1</sup> Renesas Technology Corp. and <sup>2</sup> Renesas Semiconductor Engineering, Japan	<b>11:55 B-8-4</b> A Comprehensive Study of Hot-Carrier Effects in Body-Tied FinFETs J. W. Han <sup>1</sup> , C. H. Lee <sup>2</sup> , D. Park <sup>2</sup> and Y. K. Choi <sup>1</sup> , <sup>1</sup> KAIST and <sup>2</sup> Samsung Electronics Co. Ltd., Korea	<b>11:55 C-8-4</b> A Double-Gate device architecture optimization for sub-45nm digital CMOS technologies using cell-based timing analysis R. Surdeanu, G. Doornbos, R. Ng, P. Christie, V. H. Nguyen, B. J. Pawlak, J. J. G. P. Leo, M. J. H. vanDal and Y. L. Ponomarev, <sup>1</sup> Philips Research Leuven, Belgium	<b>11:45 D-8-4</b> Zero-Crosstalk Bus Line Structure for Global Interconnects in Si ULSI M. Kimura, H. Ito, H. Sugita, K. Okada and K. Masu, <sup>1</sup> Tokyo Tech, Japan		<b>11:30 F-8-4</b> Microscopic EL spectral imaging in polymer-blend light emitting diodes N. Takada and T. Kamata, <sup>1</sup> AIST, Japan	<b>11:30 G-8-2</b> Electronic and Structural Properties of Organic Molecules inside Carbon Nanotube R. V. Belosludov, H. Mizuseki, T. Takenobu, Y. Iwasa and Y. Kawazoe, <sup>1</sup> Tohoku Univ., Japan	<b>11:25 H-8-3</b> Bismuth Ferrite Thin Films for Advanced FeRAM Devices S. K. Singh and H. Ishiwara, <sup>1</sup> Tokyo Tech, Japan	
					<b>11:45 F-8-5</b> White Light-Emitting Device on Flexible Plastic Substrates H. Lee and J. Kanicki, <sup>1</sup> Univ. of Michigan, USA	<b>11:45 G-8-3</b> Direct Ultrasensitive DNA Sensors Based on Carbon Nanotube Field-Effect Transistors K. Maehashi <sup>1</sup> , K. Matsumoto <sup>1</sup> , K. Kerman <sup>2</sup> , Y. Takamura <sup>2</sup> and E. Tamiya <sup>2</sup> , <sup>1</sup> Osaka Univ. and <sup>2</sup> JAIST, Japan	<b>11:45 H-8-4</b> Multi-bit Programming for 1T-FeRAM by Local Polarization Method Y. Tabuchi <sup>1</sup> , S. Hasegawa <sup>1</sup> , T. Tamura <sup>2</sup> , H. Hoko <sup>2</sup> , K. Kato <sup>3</sup> , Y. Arimoto <sup>2</sup> and H. Ishiwara <sup>1</sup> , <sup>1</sup> Tokyo Tech, <sup>2</sup> Fujitsu Labs. Ltd. and <sup>3</sup> AIST, Japan	
				<b>12:00 F-8-6</b> Study on characteristics of electroluminescence based on Zn complexes O. K. Kwon <sup>1</sup> , Y. K. Jang <sup>1</sup> , B. J. Lee <sup>2</sup> and Y. S. Kwon <sup>1</sup> , <sup>1</sup> Dong-A Univ. and <sup>2</sup> Inje Univ., Korea	<b>12:00 G-8-4</b> Development of an Ultrasensitive Gas Sensor Based on Single-Walled Carbon Nanotubes W. Wongwiriyan <sup>1</sup> , S. Honda <sup>1</sup> , H. Konishi <sup>1</sup> , T. Mizuta <sup>1</sup> , T. Ohmori <sup>1</sup> , T. Ito <sup>2</sup> , T. Maekawa <sup>2</sup> , K. Suzuki <sup>2</sup> , H. Ishikawa <sup>2</sup> , T. Murakami <sup>3</sup> , K. Kisoda <sup>4</sup> , H. Harima <sup>3</sup> , K. Oura <sup>3</sup> and M. Katayama <sup>1</sup> , <sup>1</sup> Osaka Univ., <sup>2</sup> New Cosmos Electric Co., Ltd., <sup>3</sup> Kyoto Inst. of Technology and <sup>4</sup> Wakayama Univ., Japan	<b>12:15 G-8-5</b> Precise Control of Island Size for Carbon Nanotube Single Electron Transistor operating at Room Temperature by AFM Electrical Manipulation C. K. Hyon <sup>1,2</sup> , T. Kamimura <sup>1,4</sup> , M. Maeda <sup>1,3</sup> and K. Matsumoto <sup>1,2,4</sup> , <sup>1</sup> CREST-JST, <sup>2</sup> AIST, <sup>3</sup> Univ. of Tsukuba and <sup>4</sup> Osaka Univ., Japan		

12:30–13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU, B1F)

12:30–13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU, B1F)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<b>Area 1: Advanced Gate Stack / Si Processing Science</b>	<b>Area 3: CMOS Devices / Device Physics</b>	<b>Joint Area 1, 2 and 3</b>	<b>Area 5: Advanced Circuits and Systems</b>		<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Joint Area 8 and 9</b>	<b>Area 4: Advanced Memory Technology</b>	
A-9: GeFETs & Simulation (13:30-14:50) Chairs: K. Shiraishi (Univ. of Tsukuba), J. Yugami (Renesas)	B-9: Device Technology I (13:30-14:50) Chairs: K. Takeuchi (NEC), K. Shibahara (Hiroshima Univ.)	C-9: Shallow Junction (13:30-14:50) Chairs: H. Hwang (Gwangju Inst. of Sci. & Tech.), B. Mizuno (UJT Lab.)	D-9: Device Characteristics and Circuits (13:30-14:50) Chairs: T. Hamasaki (Texas Instruments Japan), K. Masu (Tokyo Tech)		F-9: Organic Transistors I (13:30-15:00) Chairs: K. Kudo (Chiba Univ.), H. Usui (Tokyo Univ. of Agri. & Tech.)	G-9: Joint Session Nanotubes and Nanowires III (13:30-15:00) Chairs: T. Fukui (Hokkaido Univ.), K. Yamaguchi (Univ. of Electro-Communications)	H-9: MRAM (13:30-15:00) Chairs: N. Ishiwata (NEC), Y. Ohji (Renesas)	
<b>13:30 A-9-1</b> Influences of Activation Annealing on Characteristics of Ge p-MOSFET with ZrO <sub>2</sub> Gate Dielectric Y. Kamata, Y. Kamimuta, T. Ino, R. Iijima, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	<b>13:30 B-9-1</b> Efficient Reduction of Standby Leakage Current in LSIs for Use in Mobile Devices H. Kudo <sup>1</sup> , K. Ishikawa <sup>1</sup> , Y. Mishima <sup>1</sup> , S. Satou <sup>1</sup> , F. Kihara <sup>2</sup> , M. Okamoto <sup>2</sup> , T. Ito <sup>3</sup> , Y. Suzuki <sup>2</sup> , T. Nomura <sup>2</sup> , M. Kawano <sup>2</sup> , K. Nishikawa <sup>2</sup> and Y. Ozaki <sup>2</sup> , <sup>1</sup> <i>Fujitsu Labs. Ltd. and</i> <sup>2</sup> <i>Fujitsu Ltd., Japan</i>	<b>13:30 C-9-1</b> Dopant Redistribution at Nickel Silicide/Silicon Interface T. Yamauchi <sup>1</sup> , A. Kinoshita <sup>1</sup> , K. Ohuchi <sup>2</sup> and K. Kato <sup>3</sup> , <sup>1</sup> <i>Toshiba Corp. and</i> <sup>2</sup> <i>Semiconductor Company, Toshiba Corp., Japan</i>	<b>13:30 D-9-1</b> Development of an Integrated RF Impedance Matching Device with LPF Function using a CoFeB Magnetic/Polyimide Dielectric Hybrid Thin-Film Coplanar-Line H. Nakayama <sup>1,2</sup> , T. Yamamoto <sup>2</sup> , Y. Mizoguchi <sup>2</sup> , T. Sato <sup>2</sup> , K. Yamasawa <sup>2</sup> , Y. Miura <sup>2</sup> , Y. Miyake <sup>3</sup> , M. Akie <sup>3</sup> , Y. Uehara <sup>3</sup> , M. Munakata <sup>4</sup> and M. Yagi <sup>4</sup> , <sup>1</sup> <i>Nagano National College of Technology,</i> <sup>2</sup> <i>Shinshu Univ.,</i> <sup>3</sup> <i>Fujitsu Ltd. and</i> <sup>4</sup> <i>Sojo Univ., Japan</i>		<b>13:30 F-9-1 (Invited)</b> Organic Thin-film Transistors Based on n-type Organic Semiconductors S. Tokito, <i>NHK, Japan</i>	<b>13:30 G-9-1</b> Multi-quantum structures of GaAs/AlGaAs Free-standing Nanowires K. Taten <sup>1</sup> , H. Gotoh <sup>1</sup> and Y. Watanabe <sup>2</sup> , <sup>1</sup> <i>NTT Basic Research Labs. and</i> <sup>2</sup> <i>NTT Advanced Technology, Japan</i>	<b>13:30 H-9-1 (Invited)</b> Overview and Future Challenge of MRAM Technologies S. Tehrani, J. M. Slaughter, B. Engel, M. Durlam, N. Rizzo, R. Dave, J. Sun and J. Janesky, <i>Freescall Semiconductor, USA</i>	
<b>13:50 A-9-2</b> Thermally Robust Y <sub>2</sub> O <sub>3</sub> /Ge MOS Capacitors H. Nomura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>13:50 B-9-2</b> Reliability and Memory Characteristics of Sequential Laterally Solidified LTPS Poly-Si TFT with a ONO Stack Gate Dielectric S. I. Hsieh <sup>1</sup> , Y. C. King <sup>1</sup> , H. T. Chen <sup>2</sup> , Y. C. Chen <sup>2</sup> , C. L. Chen <sup>2</sup> and J. X. Lin <sup>2</sup> , <sup>1</sup> <i>National Tsing-Hua Univ. and</i> <sup>2</sup> <i>Industrial Technology Research Inst., Taiwan</i>	<b>13:50 C-9-2</b> Integration of ultra shallow junctions in PVD TaN nMOS transistors with Flash Lamp Annealing S. Severi <sup>1,2</sup> , K. De Meyer <sup>1,2</sup> , B. J. Pawlak <sup>3</sup> , R. Duffy <sup>3</sup> , C. Kerner <sup>4</sup> , S. McCoy <sup>4</sup> , J. Gelpey <sup>4</sup> , T. Salinger <sup>4</sup> , L. A. Ragnasson <sup>1</sup> , P. P. Absil <sup>1</sup> , M. Jurczak <sup>1</sup> and S. Biesemans <sup>1</sup> , <sup>1</sup> <i>IMEC,</i> <sup>2</sup> <i>Katholieke Univ. Leuven,</i> <sup>3</sup> <i>Philips and</i> <sup>4</sup> <i>Vortek Industries, Belgium</i>	<b>13:50 D-9-2</b> A Logarithmic Response CMOS Image Sensor with Parasitic PNP BJT C. H. Lai, L. W. Lai and Y. C. King, <i>National Tsing-Hua Univ., Taiwan</i>		<b>14:00 F-9-2</b> Pentacene thickness dependence of FET properties in bottom contact structure; Estimation of the effective channel thickness E. Lim, T. Manaka, R. Tamura and M. Iwamoto, <i>Tokyo Tech, Japan</i>	<b>13:45 G-9-2</b> Analysis of Structure and Orientation of Vertical Germanium Single Crystal Nanowires on Silicon Substrates H. Jagannathan <sup>1</sup> , H. Kim <sup>2</sup> , M. Deal <sup>3</sup> , P. C. McIntyre <sup>3</sup> and Y. Nishi <sup>1</sup> , <sup>1</sup> <i>Stanford Univ. and</i> <sup>2</sup> <i>Sungkyunkwan Univ., USA</i>		
<b>14:10 A-9-3</b> First-principles studies on metal induced gap states (MIGS) at metal/high- <i>k</i> HfO <sub>2</sub> interfaces T. Nakaoka <sup>1</sup> , K. Shiraishi <sup>1,2</sup> , Y. Akasaka <sup>3</sup> , T. Chikyow <sup>2</sup> , K. Yamada <sup>4,2</sup> and Y. Nara <sup>1</sup> , <sup>1</sup> <i>Univ. of Tsukuba,</i> <sup>2</sup> <i>NIMS,</i> <sup>3</sup> <i>SELETE and</i> <sup>4</sup> <i>Waseda Univ., Japan</i>	<b>14:10 B-9-3</b> Direct measurement of the offset spacer effect on the carrier profiles in sub-50 nm p-MOSFETs H. Fukutome <sup>1</sup> , T. Saiki <sup>2</sup> , R. Nakamura <sup>2</sup> , A. Usujima <sup>2</sup> and T. Aoyama <sup>1</sup> , <sup>1</sup> <i>Fujitsu Labs. Ltd. and</i> <sup>2</sup> <i>Fujitsu Ltd., Japan</i>	<b>14:10 C-9-3</b> Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65 nm Technology Nodes T. Uemura, Y. Tosaka and S. Satoh, <i>Fujitsu Labs. Ltd., Japan</i>	<b>14:10 D-9-3</b> Neutron-induced Soft-Error Simulation Technology for Logic Circuits T. Uemura, Y. Tosaka and S. Satoh, <i>Fujitsu Labs. Ltd., Japan</i>		<b>14:15 F-9-3</b> Field-assisted Electron Injection Current in Submicron Pentacene Transistors J. Jo <sup>1,2</sup> , J. J. Heremans <sup>2</sup> , F. Bradbury <sup>2</sup> , H. Chen <sup>2</sup> and V. Soghomonian <sup>2</sup> , <sup>1</sup> <i>Ajou Univ. and</i> <sup>2</sup> <i>Ohio Univ., Korea</i>	<b>14:00 G-9-3</b> Photocurrent of Single Silicon Nanowire synthesized by Thermal Chemical Vapor Deposition K. H. Kim <sup>1</sup> , K. Keem <sup>1</sup> , J. Kang <sup>1</sup> , C. Yoon <sup>1</sup> , D. Y. Jeong <sup>1</sup> , B. Min <sup>1</sup> , K. Cho <sup>1</sup> , S. Kim <sup>1</sup> and M. Suh <sup>2</sup> , <sup>1</sup> <i>Korea Univ. and</i> <sup>2</sup> <i>Samsung Electronics Co. Ltd., Korea</i>	<b>14:00 H-9-2</b> A Novel MTJ Shape with Large Write Operation Margin for High Density MRAM Y. Sato, S. Yagaki, C. Yoshida, K. Kobayashi, M. Aoki and H. Tanaka, <i>Fujitsu Labs. Ltd., Japan</i>	

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)	
<b>14:30 A-9-4</b> Theoretical analysis of the Fermi level pinning in HfO <sub>2</sub> /Si system induced by the interface defect states M. Ikeda <sup>1</sup> , G. Kresse <sup>2</sup> , T. Nabatame <sup>1</sup> and A. Toriumi <sup>3,4</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> Univ. of Vienna, <sup>3</sup> MIRAI-AIST and <sup>4</sup> Univ. of Tokyo, Japan	<b>14:30 B-9-4</b> Degradation of Current Drivability of Schottky Source/Drain Transistors with High-k Gate Dielectrics and Possible Measures to Suppress the Phenomenon M. Ono, A. Nishiyama and M. Koyama, <i>Toshiba Corp., Japan</i>	<b>14:30 C-9-4</b> Function of Phase Switch Layer for Ultra Shallow Junction Formation by Green Laser Annealing A. Matsuno <sup>1,2</sup> and K. Shibahara <sup>1</sup> , <sup>1</sup> Hiroshima Univ. and <sup>2</sup> Phoeton Corp., Japan	<b>14:30 D-9-4</b> Mismatches under the Impact of Hot Carrier Stress in 0.15 μm Technology J. C. Lin <sup>1,3</sup> , S. Y. Chen <sup>2</sup> , H. W. Chen <sup>2</sup> , H. C. Lin <sup>2</sup> , Z. W. Jhou <sup>2</sup> , S. Chou <sup>1</sup> , J. Ko <sup>1</sup> , T. F. Lei <sup>1</sup> and H. S. Haung <sup>2</sup> , <sup>1</sup> United Microelectronics Corp., <sup>2</sup> National Taipei Univ. of Technology and <sup>3</sup> National Chiao Tung Univ., Taiwan		<b>14:30 F-9-4</b> Study on the Carrier Transport of Pentacene Thin Film Transistor at High Temperatures P. Y. Lo, Z. Pei, J. J. Hwang and Y. J. Chan, <i>INST., Taiwan</i>	<b>14:15 G-9-4</b> Transport and Back-Gated Field Effect Characteristics of Si Nanowires formed by Stress-Limited Oxidation A. Agarwal <sup>1</sup> , T. Y. Liow <sup>1,2</sup> , R. Kumar <sup>1</sup> , C. H. Tung <sup>1</sup> , N. Balasubramanian <sup>1</sup> and D. L. Kwong <sup>1</sup> , <sup>1</sup> Inst. of Microelectronics and <sup>2</sup> National Univ. of Singapore, Singapore	<b>14:20 H-9-3</b> Self-aligned MTJ etching technique using side walls for high-density 8F <sup>2</sup> MRAMs M. Yoshikawa <sup>1</sup> , M. Amano <sup>1</sup> , T. Ueda <sup>1</sup> , E. Kitagawa <sup>1</sup> , S. Takahashi <sup>1</sup> , T. Kai <sup>1</sup> , T. Kishi <sup>1</sup> , N. Shimomura <sup>1</sup> , H. Aikawa <sup>1</sup> , T. Kajiyama <sup>1</sup> , K. Hosotani <sup>1</sup> , Y. Asao <sup>1</sup> , K. Suemitsu <sup>1</sup> , H. Hada <sup>1</sup> , S. Tahara <sup>2</sup> and H. Yada <sup>1</sup> , <sup>1</sup> Toshiba Corp. and <sup>2</sup> NEC Corp., Japan		
					<b>14:45 F-9-5</b> Device Characteristics of FETs Made From a p-doped Polythiophene Solution S. Hoshino, M. Yoshida, S. Uemura, T. Kodzasa and T. Kamata, <i>AIST, Japan</i>	<b>14:30 G-9-5</b> The Influence of Oxygen Concentration in the Sputtering Gas on the Self-synthesis of Tungsten Oxide Nanowires on Sputter-deposited Tungsten Films S. J. Wang, C. H. Chen, R. M. Ko, Y. C. Kuo and Y. Y. Wang, <i>National Cheng Kung Univ., Taiwan</i>	<b>14:40 H-9-4</b> New Magnetic Flash Memory with FePt Magnetic Floating Gate C. K. Yin <sup>1</sup> , J. C. Beal <sup>1</sup> , Y. G. Hong <sup>1</sup> , M. Miyao <sup>1</sup> , K. Natori <sup>2</sup> and M. Koyanagi <sup>1</sup> , <sup>1</sup> Tohoku Univ., <sup>2</sup> JST, <sup>3</sup> Kyushu Univ. and <sup>4</sup> Univ. of Tsukuba, Japan		
						<b>14:45 G-9-6</b> Photoresponse of a single ZnO nanowire illuminated by modulated light K. Keem, K. H. Kim, J. Kang, C. Yoon, D. Y. Jeong, B. Min, K. Cho and S. Kim, <i>Korea Univ., Korea</i>			

Break

**Area 3: CMOS Devices / Device Physics**

B-10: Device Technology II (15:15-16:15)  
 Chairs: H. Oda (Renesas)  
 K. Takeuchi (NEC)

**Area 1: Advanced Gate Stack / Si Processing Science**

C-10: Metal Gates III (15:15-16:35)  
 Chairs: R. M. Wallace (Univ. of Texas at Dallas)  
 T. Aoyama (Fujitsu Labs.)

**Area 5: Advanced Circuits and Systems**

D-10: Power Devices and Packaging Technologies (15:15-16:25)  
 Chairs: T. Komuro (Agilent Technologies International Japan)  
 T. Hamasaki (Texas Instruments Japan)

**Area 10: Organic Materials Science, Device Physics, and Applications**

F-10: Organic Transistors II (15:15-16:15)  
 Chairs: M. Iwamoto (Tokyo Tech)  
 T. Kamata (AIST)

**Area 4: Advanced Memory Technology**

H-10: PRAM (15:15-16:15)  
 Chairs: Y. Ohji (Renesas)  
 I. Asano (Elpida)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
	<p><b>15:15 B-10-1</b> Impact of Body Bias Controlling in Partially Depleted SOI Devices with Hybrid Trench Isolation Technology T. Iwamatsu<sup>1</sup>, M. Tsujuchi<sup>1</sup>, Y. Hirano<sup>1</sup>, T. Ikeda<sup>1</sup>, F. Komatsu<sup>1</sup>, T. Ipposhi<sup>1</sup>, S. Maegawa<sup>1</sup> and Y. Ohji<sup>1</sup>, <i>Renesas Technology Corp. and <sup>1</sup>Renesas Semiconductor Engineering, Japan</i></p>	<p><b>15:15 C-10-1</b> Analysis of the Origin of the Threshold Voltage Change Induced by Impurity in Fully Silicided NiSi/SiO<sub>2</sub> gate stacks K. Manabe, K. Takahashi, T. Hase, N. Ikarashi, M. Oshida, T. Tatsumi and H. Watanabe, <i>NEC Corp., Japan</i></p>	<p><b>15:15 D-10-1 (Invited)</b> The High Voltage Anti-Trend C. Mangelsdorf, <i>Analog Devices Inc., Japan</i></p>		<p><b>15:15 F-10-1</b> Fabrication of the low operating voltage Poly(3-hexylthiophene) transistor using sputtering Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stacking insulator C. H. Lin<sup>1</sup>, K. C. Li<sup>1</sup>, K. C. Liu<sup>1</sup> and J. P. Hu<sup>2</sup>, <i><sup>1</sup>Chang Gung Univ. and <sup>2</sup>Industrial Technology Research Inst., Taiwan</i></p>		<p><b>15:15 H-10-1</b> Highly Reliable Ring Type Contact Scheme for High Density PRAM C. W. Jeong, S. J. Ahn, Y. N. Hwang, Y. J. Song, J. H. Oh, S. H. Lee, K. C. Ryoo, J. H. Park, J. M. Shin, J. H. Park, W. C. Jeong, K. H. Koh, G. T. Jeong, H. S. Jeong and K. N. Kim, <i>Samsung Electronics Co. Ltd., Korea</i></p>	
	<p><b>15:35 B-10-2</b> A High Gain (25%) Strained Silicon Scheme for 65nm High Performance nMOSFETs T. Y. Chang, J. W. Pan, Y. C. Liu, P. W. Liu B. C. Lan, C. H. Tsai, T. F. Chen, C. H. Tung, C. T. Huang, C. T. Tsai and W. T. Shiau, <i>United Microelectronics Corp., Taiwan</i></p>	<p><b>15:35 C-10-2</b> Realization of A Metal Split Gate By Gate Full Ni-Silicidation Process for MOSFET RF/Analog Applications J. Yuan and J. C. S. Woo, <i>Univ. of California Los Angeles, USA</i></p>	<p><b>15:45 D-10-2</b> A New Protection Circuit for improving Short-Circuit Withstanding Capability of Lateral Emitter Switched Thyristor (LEST) Y. H. Choi<sup>1</sup>, I. H. Ji<sup>1</sup>, B. C. Jeon<sup>1</sup>, Y. I. Choi<sup>2</sup> and M. K. Han<sup>1</sup>, <i><sup>1</sup>Seoul National Univ. and <sup>2</sup>Ajou Univ., Korea</i></p>		<p><b>15:30 F-10-2</b> Performance Recovery of n-channel Perfluoropentacene Thin Film Transistors by High Vacuum Annealing T. Yokoyama, T. Nishimura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i></p>		<p><b>15:35 H-10-2</b> Lower Power and Higher Speed Operations of Phase-Change Memory Device Using Antimony Selenide (Sb<sub>2</sub>Se<sub>3</sub>) S. M. Yoon<sup>1</sup>, N. Y. Lee<sup>1</sup>, S. O. Ryu<sup>1</sup>, K. J. Choi<sup>1</sup>, Y. S. Park<sup>1</sup>, S. Y. Lee<sup>1</sup>, B. G. Yu<sup>1</sup>, M. J. Kang<sup>2</sup>, S. Y. Choi<sup>2</sup> and M. Wuttig<sup>3</sup>, <i><sup>1</sup>ETRI, <sup>2</sup>Yonsei Univ. and <sup>3</sup>Physikalisches Inst. der RWTH Aachen, Korea</i></p>	
	<p><b>15:55 B-10-3</b> Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC E. Yoshida<sup>1</sup>, Y. Momiyama<sup>2</sup>, N. Hasegawa<sup>1</sup>, M. Kojima<sup>2</sup>, S. Satoh<sup>1</sup>, and T. Sugii<sup>1</sup>, <i><sup>1</sup>Fujitsu Labs. Ltd. and <sup>2</sup>Fujitsu Ltd., Japan</i></p>	<p><b>15:55 C-10-3</b> Stress voltage polarity dependent threshold voltage shift behavior of ultrathin Hafnium oxide gated pMOSFET with TiN electrode H. Park<sup>1,2</sup>, R. Choi<sup>2</sup>, B. H. Lee<sup>1</sup>, C. D. Young<sup>2</sup>, M. Chang<sup>1</sup>, J. C. Lee<sup>2</sup> and H. Hwang<sup>1</sup>, <i><sup>1</sup>Gwangju Inst. of Science and Technology, <sup>2</sup>International Sematech, <sup>3</sup>IBM and <sup>4</sup>AMRC, UT Asutin, Korea</i></p>	<p><b>16:05 D-10-3</b> Wafer-level Fabrication of Compliant Bump N. Watanabe and T. Asano, <i>Kyushu Inst. Of Technology, Japan</i></p>		<p><b>15:45 F-10-3</b> A pixel circuit for AMOLED consisting of OTFTs and OLED K. B. Choe, H. Jung, G. S. Ryu and C. K. Song, <i>Dong-A Univ., Korea</i></p>		<p><b>15:55 H-10-3</b> Temperature Dependence of Phase Change Random Access Memory Cell X. S. Miao, L. P. Shi, R. Zhao, P. K. Tan, K. G. Lim, J. M. Li and T. C. Chong, <i>Data Storage Inst., Singapore</i></p>	
		<p><b>16:15 C-10-4</b> Highly Manufacturable Hf-silicate Technology with Optimized Composition for Gate-First Metal Gate CMOSFET S. C. Song<sup>1</sup>, S. H. Bae<sup>1</sup>, J. H. Sim<sup>1</sup>, G. Bersuker<sup>1</sup>, Z. Zhang<sup>2</sup>, P. Kirsch<sup>1</sup>, P. Majhi<sup>1</sup>, N. Moumen<sup>1</sup>, P. Zeitzoff<sup>1</sup> and B. H. Lee<sup>3</sup>, <i><sup>1</sup>Sematech, <sup>2</sup>Texas Instruments, <sup>3</sup>IBM and <sup>4</sup>Intel, USA</i></p>			<p><b>16:00 F-10-4</b> Single Grain and Single Grain Boundary Resistance of Pentacene Thin Film Characterized by Nano-scale Electrode Array T. Edura<sup>1</sup>, M. Nakata<sup>1</sup>, H. Takahashi<sup>1</sup>, H. Onozato<sup>1</sup>, J. Mizuno<sup>1</sup>, K. Tsutsui<sup>1</sup>, M. Haemori<sup>2</sup>, K. Itaka<sup>2,3</sup>, H. Koinuma<sup>2,3</sup> and Y. Wada<sup>1,3</sup>, <i><sup>1</sup>Waseda Univ., <sup>2</sup>Tokyo Tech and <sup>3</sup>CREST-JST, Japan</i></p>			

## ORGANIZING COMMITTEE

**Chair:** K. Taniguchi (Osaka Univ.)

**Vice-Chair:** H. Sakaki (Univ. of Tokyo)

### Members:

Y. Aoyagi (Tokyo Tech) T. Nishimura (Renesas)  
T. Asano (Kyusyu Inst. of Tech.) M. Ogura (Matsushita Electric)  
H. Hasegawa (Hokkaido Univ.) T. Ohmi (Tohoku Univ.)  
T. Hattori (Sony) F. Sato (NHK)  
S. Hiraki (Toshiba) Y. Shiraki (Musashi Inst. of Tech.)  
M. Hirose (AIST) J. Sone (NEC)  
Y. Horiike (NIMS) T. Suga (Univ. of Tokyo)  
S. Hosaka (Tokyo Electron) K. Tada (Kanazawa Inst. of Tech.)  
A. Ibaraki (Sanyo Electric) A. Takahashi (Sharp)  
T. Ikoma (Hitotsubashi Univ.) H. Takasu (ROHM)  
H. Ishiwara (Tokyo Tech) H. Takayanagi (NTT)  
T. Kamiya (National Inst. for Academic Degrees  
and Univ. Evaluation) E. Takeda (Hitachi)  
K. Tsubouchi (Tohoku Univ.)  
T. Kanayama (AIST) H. Tsuchikawa (Fujitsu Labs.)  
M. Kanazawa (ASET) J. Ueda (Semiconductor Industry Res. Inst. Japan)  
A. Kita (Oki Electric) H. Watanabe (Selete)  
M. Nakamura (Hitachi) Y. Yasuda (Kochi Univ. of Tech.)  
K. Natori (Univ. of Tsukuba)

## INTERNATIONAL ADVISORY COMMITTEE

D. Antoniadis (MIT) Z. J. Li (Tsinghua Univ.)  
C. Y. Chang (National Chiao Tung Univ.) S. Namba (Nagasaki Inst. of Applied Science)  
G. Declerck (IMEC) Y. Nishi (Stanford Univ.)  
L. Eaves (Univ. of Nottingham) K. H. Ploog (Paul-Drude-Inst.)  
L. Esaki (Shibaura Inst. of Tech.) T. Sugano (Toyo Univ.)  
J. S. Harris (Stanford Univ.) K. Takahashi (Teikyo Univ. of Sci. & Tech.)  
K. v. Klitzing (Max-Planck-Inst.) S. Tanaka (SRL)

## STEERING COMMITTEE

**Chair:** M. Morita (Osaka Univ.)

**Vice-Chair:** T. Hiramoto (Univ. of Tokyo)

**Secretary:** Y. Fujiwara (Osaka Univ.)

**Members:** K. Eriguchi (Kyoto Univ.) Y. Setsuhara (Osaka Univ.)  
Y. Kamakura (Osaka Univ.) H. Tabata (Osaka Univ.)  
S. Maekawa (Renesas) T. Takahashi (Univ. of Tokyo)  
M. Nagata (Kobe Univ.) Y. Uraoka (NAIST)  
A. Sakai (Nagoya Univ.)

## PROGRAM COMMITTEE

**Chair:** A. Toriumi (Univ. of Tokyo)

**Vice-Chair:** Y. Hirayama (NTT) H. Matsuoka (Hitachi)

K. Kim (Samsung Electronics)

**Secretary:** T. Ichiki (Univ. of Tokyo)

### Subcommittee Members:

#### [1] Advanced Gate Stack / Si Processing Science

**Chair:** Y. Nara (Selete)

**Members:** T. Aoyama (Fujitsu Labs.) H. Satake (ASET)  
H. Hwang (Gwangju Inst. of Sci. & Tech.) K. Shiraishi (Univ. of Tsukuba)  
S. Miyazaki (Hiroshima Univ.) Y. Tsunashima (Toshiba)  
B. Mizuno (UJT Lab.) R. M. Wallace (Univ. of Texas at Dallas)  
A. Sakai (Nagoya Univ.) J. Yugami (Renesas)

#### [2] Characterization and Materials Engineering for Device Integration

**Chair:** S. Ogawa (Matsushita Electric)

**Members:** K. Char (Seoul National Univ.) F. Mizuno (Meisei Univ.)  
S. C. Chen (TSMC) M. Nihei (Fujitsu Labs.)  
N. Hata (AIST) T. Tatsumi (Sony)  
M. Kodera (Toshiba) K. Ueno (NEC)  
M. Matsuura (Renesas) T. Yoda (Toshiba)

#### [3] CMOS Devices / Device Physics

**Chair:** K. Shibahara (Hiroshima Univ.)

**Members:** D. Hisamoto (Hitachi) M. Ogawa (Kobe Univ.)  
K. Kurimoto (Matsushita Electric) K. Ohuchi (Toshiba)  
H. C. Lin (National Chiao Tung Univ.) K. Takeuchi (NEC)  
Y. Momiyama (Fujitsu) J. C. S. Woo (UCLA)  
H. Oda (Renesas) C. C. Wu (TSMC)

#### [4] Advanced Memory Technology

**Chair:** A. Nitayama (Toshiba)

**Members:** I. Asano (Elpida) H. S. Jeong (Samsung Electronics)  
T. Eshita (Fujitsu) T. Kobayashi (Hitachi)  
C. Hsu (eMemory Tech.) Y. Ohji (Renesas)  
N. Ishiwata (NEC) Y. Yamauchi (Sharp)

#### [5] Advanced Circuits and Systems

**Chair:** H. Kobayashi (Gunma Univ.)

**Members:** R. Fujimoto (Toshiba) K. Masu (Tokyo Tech)  
T. Hamasaki (Texas Instruments Japan) M. Mizuno (NEC)  
W. H. Ki (Hong Kong Univ. of Sci. & Tech.) H. Yamauchi (Sanyo Electric)  
T. Komuro (Agilent Technologies International Japan)

**[6] Compound Semiconductor Circuits, Electron Devices and Device Physics**

**Chair:** M. Kuzuhara (Univ. of Fukui)

**Members:** Y.-J. Chan (National Central Univ.) K. Maezawa (Nagoya Univ.)  
 T. Enoki (NTT) A. Nakagawa (New Japan Radio)  
 T. Hashizume (Hokkaido Univ.) Y. Ohno (Univ. of Tokushima)  
 R. Hattori (Mitsubishi Electric) S. Tanaka (NEC)  
 S. Kuroda (Eudina Devices) T. Tanaka (Matsushita Electric)

**[7] Photonic Devices and Device Physics**

**Chair:** M. Sugawara (Fujitsu Labs.)

**Members:** C. Chang-Hasnain Y. Lee (Hitachi)  
 (Univ. of California, Berkeley) L. Lester (Univ. of New Mexico)  
 M. Ezaki (Toshiba) S. Noda (Kyoto Univ.)  
 T. Hatta (Mitsubishi Electric) M. Tokushima (NEC)  
 K. Komori (AIST) O. Wada (Kobe Univ.)

**[8] Advanced Material Synthesis and Crystal Growth Technology**

**Chair:** H. Yamaguchi (NTT)

**Members:** H. Asahi (Osaka Univ.) Y. Ochiai (NEC)  
 Y. Awano (Fujitsu) S. Shimomura (Osaka Univ.)  
 T. Fukui (Hokkaido Univ.) M. Tanaka (Univ. of Tokyo)  
 Y. Nanishi (Ritsumeikan Univ.) K. Yamaguchi  
 R. Nötzel (Eindhoven Univ. of Tech.) (Univ. of Electro-Communications)

**[9] Physics and Applications of Novel Functional Materials and Devices**

**Chair:** Y. Takahashi (Hokkaido Univ.)

**Members:** T. Fujisawa (NTT) Y. Nakamura (NEC)  
 K. Ishibashi (RIKEN) Y. Ohno (Tohoku Univ.)  
 K. Matsumoto (Osaka Univ.) B. G. Park (Seoul National Univ.)  
 H. Mizuta (Tokyo Tech) M. Tabe (Shizuoka Univ.)  
 J. Motohisa (Hokkaido Univ.) T. Usuki (Fujitsu)

**[10] Organic Materials Science, Device Physics, and Applications**

**Chair:** K. Kudo (Chiba Univ.)

**Members:** M. Iwamoto (Tokyo Tech) Y. W. Park (Seoul National Univ.)  
 T. Kamata (AIST) T. Sano (Sanyo Electric)  
 K. Kato (Niigata Univ.) A. Sugimura (Osaka Sangyo Univ.)  
 Y. Ohmori (Osaka Univ.) H. Usui (Tokyo Univ. of Agri. & Tech.)

**[11] Micro / Nano Electromechanical and Bio-Systems**

**Chair:** H. Tabata (Osaka Univ.)

**Members:** S. A. Contera (Univ. of Oxford) K. Sawada (Toyohashi Univ. of Tech.)  
 T. Nishimoto (Shimadzu) H. Sugihara (Matsushita Electric)  
 H. Oana (Univ. of Tokyo) Y. Takamura (JAIST)  
 T. Ono (Tohoku Univ.) Y. Yoshino (Murata Mfg.)

**Persons in charge of online paper submission and registration:**

M. Nagata (Kobe Univ.) Y. Kamakura (Osaka Univ.)

**SECRETARIAT**

c/o Inter Group Corp.  
 Toranomom Takagi Bldg., 1-7-2,  
 Nishishinbashi, Minato-ku,  
 Tokyo 105-0003, Japan  
 TEL: +81-3-3597-1108  
 FAX: +81-3-3597-1097  
 E-mail: ssdm@intergroup.co.jp


SSDM 2005 is subsidized by the following organizations:

\* The Ministry of Education, Culture, Sports, Science and Technology


\* Commemorative Organization for the Japan World Exposition ('70)

# SSDM 2005 Floor Map, International Conference Center Kobe

1F




3F




# SSDM 2005 Floor Map, International Conference Center Kobe

4F



5F




Shimin-Hiroba Station and the second floor of International Conference Center Kobe are connected by roofed pedestrian walkways. Please go up to the third floor for registration.



## SSDM 2005 Floor Map, Portopia Hotel


### KAIRAKU banquet & luncheon room

B1F




The second floor of the Portopia Hotel and International Conference Center Kobe are connected by roofed pedestrian walkways. Please go down to B1 floor for the banquet (September 13) and the luncheon (September 15).

## Access to International Conference Center Kobe




After getting out of the ticket gate of Shimin-Hiroba Sta., please walk to the right through roofed pedestrian walkways, which lead to the second floor of International Conference Center Kobe and the Portopia Hotel.

## Rail Map



# Access to International Conference Center Kobe

## Transportation to the Venue of SSDM 2005



**CAUTION**

*A taxi from Kansai International Airport direct to International Conference Center Kobe would cost you more than 20,000 yen.*