

ADVANCE PROGRAM

2 0 0 6

INTERNATIONAL CONFERENCE ON

SOLID STATE DEVICES AND MATERIALS

**2006 International Conference
on Solid State Devices and Materials (SSDM 2006)**

SECRETARIAT

c/o Inter Group Corp.
Toranomom Takagi Bldg.,
1-7-2, Nishishimbashi, Minato-ku,
Tokyo 105-0003, Japan
Phone: +81-3-3597-1108
Fax: +81-3-3597-1097
E-mail: ssdm@intergroup.co.jp
URL: www.ssdm.jp

Conference—September 13-15, 2006
Short Course—September 12, 2006
Place—Pacifico Yokohama
(Kanagawa, Japan)

Sponsored by
THE JAPAN SOCIETY OF APPLIED PHYSICS
Technical-Cosponsored by
IEEE Electron Devices Society
in cooperation with

The Electrochemical Society of Japan
IEEE EDS Japan Chapter
IEEE Japan Council
The Institute of Electrical Engineers of Japan
The Institute of Electronics, Information and Communication Engineers
The Institute of Image Information and Television Engineers
Japan Institute of Electronics Packaging



ssdm



ssdm
2006

Web Site : <http://www.ssdm.jp>

SSDM 2006 Time Table

Wednesday, September 13										
MAIN HALL										
10:00-12:20 PL: Opening Session/SSDM & Paper Award										
Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)	
14:00-15:45 Area 9: Physics and Applications of Novel Functional Materials and Devices A-1: Novel Devices and Characterization	14:00-16:00 Area 7: Photonic Devices and Device Physics B-1: Special Session : Photonic Crystals and Si Photonics I	14:00-16:20 Area 5: Advanced Circuits and Systems C-1: MEMS and Modeling	14:00-15:30 Area 10: Organic Materials Science, Device Physics, and Applications D-1: Organic Light Emitting Diodes	14:00-15:45 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-1: High-Speed Devices and ICs	14:00-15:50 Area 4: Advanced Memory Technology F-1: FeRAM	14:00-15:50 Area 2: Characterization and Materials Engineering for Interconnect Integration G-1: Advanced Metallization	14:00-16:00 Area 3: CMOS Devices /Device Physics H-1: CMOS Performance Enhancement Technology I	14:00-15:45 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-1: Nanostructure Fabrication	14:00-16:00 Area 1: Advanced Gate Stack /Si Processing Science J-1: Metal/High-k Gate Stack	
16:15-18:00 Area 9: Physics and Applications of Novel Functional Materials and Devices A-2: Novel Optical Devices	16:15-18:00 Area 7: Photonic Devices and Device Physics B-2: Special Session : Photonic Crystals and Si Photonics II	16:30-18:10 Area 5: Advanced Circuits and Systems C-2: Wireless Interconnect	16:00-17:45 Area 10: Organic Materials Science, Device Physics, and Applications D-2: Organic Light Emitting Diodes and Solar Cells	16:15-17:45 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-2: Wide-Bandgap Devices	16:15-18:00 Area 4: Advanced Memory Technology F-2: DRAM	16:15-18:00 Area 2: Characterization and Materials Engineering for Interconnect Integration G-2: Characterization I	16:15-18:00 Area 3: CMOS Devices /Device Physics H-2: CMOS Performance Enhancement Technology II	16:15-18:00 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-2: Compound Semiconductors	16:15-18:00 Area 1: Advanced Gate Stack /Si Processing Science J-2: FUSI Gate Electrode	
18:30-20:30 Banquet/Young Award (Intercontinental Hotel, Pacific 3F)										
Thursday, September 14										
Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)	
9:00-10:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) A-3 : MEMS and NEMS : Fabrication	9:00-10:30 Area 7: Photonic Devices and Device Physics B-3 : LEDs and Lasers	9:00-10:20 Area 5: Advanced Circuits and Systems C-3: Toward Next Generation Systems	9:00-10:30 Area 10: Organic Materials Science, Device Physics, and Applications D-3: Organic Materials and Device Physics I	9:00-10:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-3: Sensors and Interface Physics	9:00-10:40 Area 3: CMOS Devices /Device Physics F-3: Quasi-Ballistic Transport	(Poster setting)	(Poster setting)	(Poster setting)	9:10-10:40 Area 1: Advanced Gate Stack /Si Processing Science J-3: Characterization of Gate Stack	
10:45-12:15 Short Presentation Area 11 and Area 8	10:45-12:15 Short Presentation Area 7 and Area 4	10:45-12:15 Short Presentation Area 5 and Area 2	10:45-11:30 Area 10: Organic Materials Science, Device Physics, and Applications D-4: Organic Materials and Device Physics II 11:30-12:30 Short Presentation Area 10	10:45-12:15 Short Presentation Area 6 and Area 9	10:45-12:15 Short Presentation Area 3	(Poster setting)	(Poster setting)	(Poster setting)	10:45-12:15 Short Presentation Area 1	
13:00-15:00 Poster Session										
15:15-16:15 Joint Area 8 and 9 A-5: Nanowires and Nanotubes I	15:15-16:30 Area 7: Photonic Devices and Device Physics B-5: Quantum-dot Lasers	15:15-16:25 Area 4: Advanced Memory Technology C-5: ReRAM	15:15-16:15 Area 2: Characterization and Materials Engineering for Interconnect Integration D-5: Emerging Interconnect	15:15-16:35 Area 1: Advanced Gate Stack/ Si Processing Science E-5: Junction I	15:15-16:35 Area 3: CMOS Devices /Device Physics F-5: Device Reliability and Characterization	(Poster removed by 15:30 and Preparation for Rump Session)	(Poster removed by 15:30 and Preparation for Rump Session)	(Poster removed)	15:15-16:35 Area 1: Advanced Gate Stack /Si Processing Science J-5: High-k Dielectrics I	
16:30-18:00 Joint Area 8 and 9 A-6: Nanowires and Nanotubes II	16:45-18:00 Area 7: Photonic Devices and Device Physics B-6: Quantum Optical Devices	16:45-17:55 Area 4: Advanced Memory Technology C-6: Flash Memory I	16:25-17:45 Area 2: Characterization and Materials Engineering for Interconnect Integration D-6: Assembly and Packaging	16:45-17:45 Area 1: Advanced Gate Stack/ Si Processing Science E-6: Junction II	16:45-18:05 Area 3: CMOS Devices /Device Physics F-6: Device Fluctuation Analysis			16:45-18:05 Area 5: Advanced Memory Technology I-6: Analog Circuit Techniques	16:45-17:45 Area 1: Advanced Gate Stack /Si Processing Science J-6: Interface Properties of Ge	
18:30-20:30 Rump Session	Room 501 "Challenges of New Non-Volatile Memories : Innovative Strategies to catch up with FLASH" Room 502 "Nanotechnology - Impact on Electronics, Photonics and Biology-"									
Friday, September 15										
Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)	
9:00-10:30 Area 9: Physics and Applications of Novel Functional Materials and Devices A-7: Novel Devices and Materials I	9:00-10:30 Area 7: Photonic Devices and Device Physics B-7: Micro-Optics and Optical Waveguides	9:00-10:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-7: Micro and Nano Fluidics for Biosensing	9:45-10:30 Area 10: Organic Materials Science, Device Physics, and Applications D-7: Molecular Electronics		9:00-10:20 Area 4: Advanced Memory Technology F-7: Flash Memory II	9:00-10:40 Area 2: Characterization and Materials Engineering for Interconnect Integration G-7: Characterization II	9:00-10:40 Area 3: CMOS Devices /Device Physics H-7: Compact Modeling	9:00-10:15 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-7: Novel Materials	9:00-10:40 Area 1: Advanced Gate Stack /Si Processing Science J-7: High-k Dielectrics II	
10:45-12:15 Area 9: Physics and Applications of Novel Functional Materials and Devices A-8: Novel Devices and Materials II	10:45-12:00 Area 7: Photonic Devices and Device Physics B-8: All-Optical Switches	10:45-12:15 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-8: Nano and Bio Sensors I	10:45-12:00 Area 10: Organic Materials Science, Device Physics, and Applications D-8: Organic Transistor I	10:45-12:15 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-8: GaAs FETs and Process Technologies	10:45-12:25 Area 4: Advanced Memory Technology F-8: MRAM/PRAM	10:45-12:25 Area 2: Characterization and Materials Engineering for Interconnect Integration G-8: Special Session I ; Reliability	10:45-12:25 Area 3: CMOS Devices /Device Physics H-8: Advanced Channel and Substrate Technology	10:45-11:45 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-8: New Materials	10:45-12:25 Area 1: Advanced Gate Stack /Si Processing Science J-8: Metal/High-k CMOS	
13:15-14:45 Area 9: Physics and Applications of Novel Functional Materials and Devices A-9: Novel Devices and Materials III	13:15-15:00 Area 7: Photonic Devices and Device Physics B-9: Detectors and Sensors	13:15-15:00 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-9: Nano and Bio Sensors II	13:30-15:00 Area 10: Organic Materials Science, Device Physics, and Applications D-9: Organic Transistor II	13:15-15:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-9: GaN FETs and Process Technologies	13:15-14:55 Area 3: CMOS Devices /Device Physics F-9: Schottky S/D and Carrier Transport	13:15-15:35 Area 2: Characterization and Materials Engineering for Interconnect Integration G-9: Special SessionII ; Metallization Challenges	13:15-14:55 Area 3: CMOS Devices /Device Physics H-9: Carrier Transport		13:15-15:05 Area 1: Advanced Gate Stack /Si Processing Science J-9: Reliability	
		15:15-16:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-10: MEMS and NEMS : Application	15:15-16:15 Area 10: Organic Materials Science, Device Physics, and Applications D-10: Organic Transistor III	15:15-17:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-10: High-Voltage GaN Devices			15:15-16:55 Area 3: CMOS Devices /Device Physics H-10: Advanced Device Technology		15:15-16:35 Area 1: Advanced Gate Stack /Si Processing Science J-10: Metal Gate Electrode	

SSDM 2006 Advance Program General Information

DATE

Conference: **September 13-15, 2006 (Official language is English)**
Short Course: **September 12, 2006 (in Japanese)**

LOCATION

Pacifico Yokohama

1-1-1 Minatomirai, Nishi-ku, Yokohama 220-0012, Japan
Phone: +81-45-221-2155 Fax: +81-45-221-2136

Pacifico Yokohama, located in Yokohama's new and growing waterfront development Minato Mirai 21 area, is an integrated convention center on a world class scale. Since its opening in 1991, Pacifico Yokohama has hosted a variety of gatherings amid the magnificent surroundings of the international port city of Yokohama, Japan's historic window to the outside world.

It takes less than 2 hours from Tokyo international airport to Pacifico in limousine bus or train. From central Tokyo area, a 30 minutes ride on train will take you to Pacifico.

For further information, see
<http://www.pacifico.co.jp/english/>

REGISTRATION

The registration desk will be open from September 12 to 15 in the entrance hall on the third floor (conference site). The registration hours are as follows:

September 12	11:00-17:00	Foyer (5F)
13	9:00-17:00	Entrance Hall (2F)
14	9:00-17:00	Foyer (5F)
15	9:00-15:30	Foyer (5F)

Early registration will be accepted only through the conference website until August 12, 2006, 24:00 Japan time. (<http://www.ssdm.jp>)

Advanced registration through the conference website will be closed September 5, 2006, 17:00 Japan time. After the date, registration can be made at the conference site as on-site registration. Early registration is recommended.

	Registration Fee		Short Course (in Japanese)	Banquet
	On or Before 24:00, August 12 (Japan time)	On or After August 13		
Regular	¥40,000	¥45,000	¥15,000	¥7,000
Student	¥5,000		¥3,000	¥4,000
Accompanied person(s)				¥4,000/person

* Fees include tax.

- 1) The registration fee includes one copy of the abstract book and a CD-ROM. However, it does not include the banquet, and an additional payment is required to attend the banquet (Regular: ¥7,000, Student/Accompanied person: ¥4,000).
- 2) Those who register as students are required to fax a copy of their current student ID to Kinki Nippon Tourist Co., Ltd. (KNT) (Fax: +81-3-5256-1588) at the time of registration and to present their student ID at the registration desk in order to be eligible for the student registration fee. When sending the fax, please write down your registration ID, which will be given at the completion of the online registration of individual information.
- 3) Registration is complete only after payment is made in full.

Payment Procedure

Payment can be made by:

- One of the following credit cards:
 1. VISA
 2. MasterCard
 3. Diners Club
 4. American Express
 5. JCB
- A bank transfer to KNT Co., Ltd. (Message: SSDM)
Account at Sumitomo Mitsui Banking Corp., Suzuran Branch, 1-3-12 Nishishimbashi, Minato-ku, Tokyo 105-0003, Japan (SWIFT Code: SMBCJPJT, Ordinary Account: 6103515, Account Name: Kinki Nippon Tourist Co., Ltd.)

* Personal checks are not acceptable.

Confirmation of Pre-Registration

Upon receipt of your online registration, a written confirmation will be faxed or e-mailed to you after your payment is confirmed.

Please bring this confirmation slip with you and present it to the registration desk.

Registration Cancellation

Conference:

Cancellation fee of ¥3,000 will be deducted from the refund. Cancellation should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August 17, 2006. Extended Abstracts will be sent to absent registrants after the conference.

Short Course:

Cancellation fee of ¥2,000 will be deducted from the refund. Cancellations should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August 17. Short-course textbooks will be sent to the absent registrants after the conference.

Banquet:

Cancellation fee of ¥1,000 will be deducted from the refund, Cancellations should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August. 17.

Inquiries for Registration

Kinki Nippon Tourist Co., Ltd. (KNT)
Global Business Management Branch
Tokyo Kintetsu Bldg. 6F
19-2 Kanda-Matsunaga-cho
Chiyoda-ku
Tokyo 101-8641, Japan
Phone: +81-3-5256-1581
Fax: +81-3-5256-1588
E-mail: ssdm2006-gb@or.knt.co.jp
Office hours: 9:30-17:30 (weekdays only)

On-site Registration

Registration fees should be paid in Japanese Yen or credit cards. VISA, MasterCard, Diners Club, American Express and JCB are acceptable. No personal checks are acceptable.

BANQUET

The conference banquet will be held on the evening of Wednesday, September 13. The banquet fee (Regular: ¥7,000, Student/Accompanied person: ¥4,000) is NOT included in the Registration fee. Participants who wish to attend the banquet are requested to order the banquet ticket through the on-line registration. Banquet tickets may also be purchased at the on-site registration desk.

LATE NEWS PAPERS

Submission of Late News Papers has been already closed on July 31, 2006. The accepted papers will be on "Advance Program Part II" which will be distributed at the venue during the conference.

SPECIAL Issue of JJAP

Authors of papers presented at SSDM 2006 are encouraged to submit the original to the Special Issue of the Japanese Journal of Applied Physics, which will be published in April 2007.

RUMP SESSIONS - September 14 (Thursday) 18:30-20:30

Session A (Room 501, 5F)

“Challenges of New Non-Volatile Memories: Innovative Strategies to catch up with FLASH”

Non-Volatile Memories (NVMs), in particular Flash, are playing an important role in the semiconductor market with usage in mobile phones and other types of mobile equipment. In the coming years mobile systems will demand even more NVM with high density and very high writing throughput for data storage application, or with fast random access for code execution. DRAM and NAND Flash, both of which occupy more than 70% of whole current memory market are expected to keep their fast technology evolution until 2015 and will reach at 20-30 nm technology node by the early of 2010s. If alternative NVMs such as FeRAM, MRAM, ReRAM and PRAM continue their technology evolution with the same speed as was done during last decade, there will be no chance to compete with NAND Flash in the future main memory market. Now as the scaling speeds of Flash and DRAM become slightly slow down, alternative NVMs might have a chance for the market. In this session, the material innovation of NVMs for catching up with the Flash Memories will be discussed.

Organizers/Moderators: N. Fujimura (Osaka Pref. Univ., Japan)
T. Sakata (Hitachi, Japan)
S. Zaima (Nagoya Univ., Japan)

Panelists: R. Bez/P. Cappelletti (STMicroelectronics, Italy)
T. Ohta (Ovonic Phase Change Inst., Japan)
Y. S. Park (Samsung Electronics, Korea)
T. Shimoda (Seiko Epson, Japan) tentative
H. Yoda (Toshiba, Japan) tentative

A couple of additional panelists will be invited.

Session B (Room 502, 5F)

“Nanotechnology–Impact on Electronics, Photonics and Biology–”

Nanotechnology research is expanding its field rapidly, ranging from electronics, photonics, and mechanics to biology, and so on. However, it is still uncertain how it can be used and give real impacts on the fields, except some limited examples. From the fabrication point of view, the bottom-up technology and the top-down technology appear to be still separated, although a technology to make a bridge between them is highly required. From the functionality point of view, the single electronics, spintronics and quantum computing, et al., those discussed in terms of emerging research devices need nanotechnology to fabricate elemental devices for them. What are the new functionality of them? Can these new functional devices be fabricated in reality? Do they help the difficulty that the present silicon devices are facing? What are the biological application, and how it relates to electronics? There are many questions, most of which are difficult to answer. The rump session will begin with presentations from some panelists, followed by free discussions on these issues. We are grateful if audience may find their own answer through the session.

Organizers/Moderators: T. Ichiki (Univ. of Tokyo, Japan)
K. Ishibashi (RIKEN, Japan)

Panelists: T. Fujisawa (NTT Corp., Japan)
P. Hadley (Graz Univ. of Technology, Austria)
T. Hiramoto (Univ. of Tokyo, Japan)
J. Ohta (NAIST, Japan)
M. Sugawara (Fujitsu Labs., Japan)
H. Tabata (Osaka Univ., Japan)
B. Yu (NASA Ames Research Center, USA)

SHORT COURSE

Short Course entitled "Understanding Basic Physics of Scaled MOSFETs" will be held on Tuesday, September 12. All lectures are given in Japanese.

AGREEMENT NOT TO PRE-PUBLISH ABSTRACTS

By submitting an abstract to the committee for review, the author(s) agrees that the work will not be published prior to presentation at the conference. Papers found to be in breach of this agreement will be withdrawn by the conference committee.

AWARDS

"SSDM Awards" will be given to outstanding papers presented at previous conferences.

SSDM Award

Given for an outstanding contribution to the field of solid state devices and materials, among papers presented prior to 2000.

SSDM Paper Award

Given for the best paper presented at SSDM 2005.

SSDM Young Researcher Award

Given for outstanding papers authored by young researchers and presented at SSDM 2005.

FINANCIAL SUPPORT

Limited financial support is available for presentations by full-time students. Student presenters who are interested in support should contact the secretariat directly (e-mail: ssdm@intergroup.co.jp) prior to the end of August after receiving their acceptance letter. A copy of their student ID should be submitted at application.

TRAVEL GRANT

A travel grant is available for young researchers under 35 years old from overseas universities or public research institutes. The grant is available only to those whose abstracts are accepted, and who have applied for the grant. Submitting an application form does not guarantee that the grant will be awarded. Each related area chair will choose one candidate from the applicants. Late news papers are not eligible for travel grant.

The grant is authorized by the Marubun Research Promotion Foundation (MRPF), which is one of the cooperation organizations. The grant covers part of the recipient's travel costs, but does not necessarily cover all their expenses. Successful candidates must attend the ceremony which will be held during the conference (details of which will be given later) to receive the grant. Failure to attend will result in forfeiture of the grant.

VISA REQUIREMENT

All foreign participants must have a valid passport. Participants from countries where a visa is required to enter Japan are advised to apply at the nearest Japanese Embassy or Consulate as soon as possible.

Concerning visa applications, generally, in applying for a visa each applicant is requested to submit the documents listed below:

- (1) an invitation letter (an optional document written in English)
- (2) a letter of guarantee (written in Japanese)
- (3) documents certifying the purpose of the visit (written in Japanese)
- (4) the applicant's schedule in Japan (written in Japanese)

Please ask the nearest Japanese Embassy to make sure what documents are required to obtain a visa first, and then contact the SSDM Secretariat. The Secretariat will send the Reply Form for Visa Application in order to obtain the required documents. Please complete the Reply Form for Visa Application and submit it to the Secretariat. We will send you all the requested documents as soon as we receive the Reply Form.

OFFICIAL TRAVEL AGENT

Kinki Nippon Tourist Co., Ltd. (KNT)

Global Business Management Branch

Tokyo Kintetsu Bldg. 6F, 19-2 Kanda-Matsunaga-cho, Chiyoda-ku

Tokyo 101-8641, JAPAN

Phone: +81-3-5256-1581 Fax: +81-3-5256-1588

E-mail: ssdm2006-gb@or.knt.co.jp

Hotel Accommodations

KNT has blocked rooms at following hotels in Yokohama for the conference period. Reservations can be made through the conference website.

Hotel Name	Yokohama Grand Inter-continental Hotel
Room Rates	Single: JPY23,100 Twin: JPY11,550 (per person, per night) *JPY2,100 will be added to the above rates on Sep. 15 (Fri.).
Hotel Deposit	JPY20,000
Check-in/out	Check-in:14:00/Check-out:11:00
Address	Minato Mirai 1-1-1 Nishi-ku, Yokohama-shi, Kanagawa 220-8522 Japan
Phone	+81-45-223-2222
Access to Hotel	2 min. walk from Minato Mirai Line Minato Miirai Sta.
To Conference site	Next to the site

Hotel Name	Pan Pacific Hotel Yokohama
Room Rates	Single: JPY21,000 Twin: JPY12,600 (per person, per night) *JPY3,150 for a single and JPY2,100 for a twin will be added to the above rates on Sep. 15 (Fri.)
Hotel Deposit	JPY20,000
Check-in/out	Check-in:14:00/Check-out:11:00
Address	Minato Mirai 2-3-7 Nishi-ku, Yokohama-shi, Kanagawa 220-8543 Japan
Phone	+81-45-682-2222
Access to Hotel	1 min. walk from Minato Mirai Line Minato Mirai Sta.
To Conference site	1 min. walk to the site

Hotel Name	Navios Yokohama
Room Rates	Single: JPY11,445 (per person, per night) *JPY1,050 will be added to the above rates on Sep. 15 (Fri.).
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Shinko 2-1-1 Naka-ku, Yokohama-shi, Kanagawa 231-0001 Japan
Phone	+81-45-633-6000
Access to Hotel	3 min. walk from Minato Mirai Line? Bashamichi Sta.
To Conference site	7 min. walk to the site

Hotel Name	Yokohama Sakuragicho Washington Hotel
Room Rates	Single: JPY11,550 Twin: JPY8,925 (per person, per night)
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Sakuragicho 1-1-67 Naka-ku, Yokohama-shi, Kanagawa 231-0062
Phone	+81-45-683-3111
Access to Hotel	3 min. walk from Minato Mirai Line Bashamichi Sta.
To Conference site	10 min. walk to the site

Hotel Name	San-ai Yokohama Hotel
Room Rates	Single: JPY9,240 (per person, per night)
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Hanasakicho 3-95 Naka-ku, Yokohama-shi, Kanagawa 231-0063
Phone	+81-45-242-4411
Access to Hotel	5 min. walk from JR Sakuragicho sta.
To Conference site	15 min. walk to the site

- Notes: 1) All room rates are per person per night including breakfast, 10% service charge, and 5% consumption tax.
2) The above rates are valid only during the period of the SSDM 2006 meeting.
3) Communication fee of 500 JPY is required for per reservation and this is charged as handling charge for KNT.
4) The deposit will be deducted from your hotel bill. Please settle the balance with the hotel cashier.
5) The above rates and information are subject to change without notice.

Application and Payment

Participants wishing to reserve hotel accommodations should access the Registration and Accommodation pages of the conference website. Reservations should be made by no later than August 18, 2006 (Japan time). (A confirmation sheet will be sent by KNT)

Application should be accompanied by the payment of room deposit and communication fee of 500 JPY.

No reservation will be confirmed in the absence of this payment. All payment must be paid only in Japanese yen by one of the following methods.

- 1) Credit Card:
(VISA, MasterCard, Diners Club, AMEX or JCB only)
* Please fill in the necessary items with your signature in the credit card section of the application form.
- 2) Bank Transfer:
Sumitomo Mitsui Banking Corp.
Suzuran Branch
SWIFT Code: SMBCJPJT
Ordinary Account: 6103515
Account Name: Kinki Nippon Tourist Co., Ltd.

Cancellation Policy for Accommodations

In case of cancellation, a written notification should be sent to KNT by e-mail (ssdm2006-gb@or.knt.co.jp) or by FAX (+81-3-5256-1588) to avoid any trouble.

Hotels: Up to 14 days before the arrival date.No Charge

13-7 days before.....10 % of daily room charge

6-2 days before.....40 % of daily room charge

Less than 2 days, or no notice given..100 % of daily room charge

INSURANCE

The organizer cannot accept responsibility for accidents that may occur during a delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

CLIMATE

Yokohama is warm and sometimes humid in September. The temperature range is 18-30°C.

ELECTRICAL APPLIANCES

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Yokohama (conference site) and Tokyo, and 60 Hz in western Japan including Kyoto and Osaka.

SSDM 2006 INSTRUCTION for SPEAKERS

Oral Presentation

Time Schedule

	Session Time	Presentation	Discussion
Plenary	50 min.	45 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	12 min.	3 min.

Buzzer First: Warning, Second: End of presentation , Third: End of discussion.

Audio-Visual Equipment

The meeting rooms will contain the following audiovisual equipment:

- LCD projector (**PC itself is not provided**)
- Overhead projector
- Microphone
- Projection laser pointer

Speakers wishing to present their papers using the LCD projector are requested to verify their PC's compatibility with the LCD projector at the conference room during a break time prior to their presentations.

Poster Presentation

Poster sessions are scheduled for Thursday, September 14, from 13:00 to 15:00. Poster boards will be available with identifying labels at the Room 501,502,511,512 on the fifth floor. Authors are requested to prepare their posters between 9:00 and 12:00 on September 14 and remove them by 15:30 on September 14. Any posters remaining after 15:30 will be disposed of by the secretariat. Usable space on each poster board will be approximately 900mm wide and 1,500mm high. Pushpins will be available. Each presentation will be assigned a board, labeled with the paper number. Please display the paper title, author names and affiliations on the poster. Authors are requested to stay near their posters during the poster session for discussions.

Short Oral Presentation for Poster Presenters

All poster presenters are asked to give a short oral presentation in the morning of September 14. The presentation time should be kept strictly to two minutes per poster presentation, including the time needed to move on to the next speaker. To ensure the session progresses smoothly, it is essential that these short presentations be held in a quick, successive sequence. While one speaker is giving his/her presentation, the next several speakers should wait nearby in line for their turn in order to move on to the next presentation. Note that any absent speakers will be skipped and each presentation will be automatically stopped after two minutes have elapsed. Only a PC projector will be made available. You should send your presentation file to the secretariat (ssdm@intergroup.co.jp) by e-mail by August 24. The file must be an exact "2-page" landscape PDF. Because the presentation time is limited, please describe your research objective and results clearly and do NOT show the author list or the title on your file, those of which will be prepared by the SSDM Secretariat.

Short oral presentations will be held, as follows. Please check your poster number. (P# means the poster presentation of Area #.)

Room 411/412	P11, P8
Room 413	P7, P4
Room 414/415	P5, P2
Room 416/417	P10
Room 418	P6, P9
Room 419	P3
Small Auditorium	P1

Wednesday, September 13

MAIN HALL, 1F

PL: Opening Session (10:00–12:20)

Chairpersons: T. Hiramoto, Univ. of Tokyo and Y. Hirayama, Tohoku Univ.

10:00 PI-0

Welcome Address and Award Presentation
H. Sakaki, Univ. of Tokyo

10:40 PL-1 (Plenary)

Nano-CMOS & Emerging Technologies–Myths and Hopes
T. Skotnicki, STMicroelectronics, France

11:30 PL-2 (Plenary)

MEMS as Key Components for Systems
M. Esashi, Tohoku Univ., Japan

12:20-14:00 Lunch

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack / Si Processing Science
A-1: Novel Devices and Characterization (14:00-15:45) Chairs: J. Motohisa (Hokkaido Univ.) Y. Nakamura (NEC)	B-1: Special Session ; Photonic Crystals and Si Photonics I (14:00-16:00) Chairs: S. Noda (Kyoto Univ.) M. Tokushima (NEC)	C-1: MEMS and Modeling (14:00-15:20) Chairs: T. Komuro (Agilent Technologies International Japan) K. Masu (Tokyo Tech)	D-1: Organic Light Emitting Diodes (14:00-15:45) Chairs: Y. Ohmori (Osaka Univ.) T. Sano (Sanyo Electric)	E-1: High-Speed Devices and Ics (14:00-15:45) Chairs: K. Maezawa (Nagoya Univ.) S. Yamahata (NTT)	F-1: FeRAM (14:00-15:50) Chairs: T. Eshita (Fujitsu) H. S. Jeong (Samsung Electronics)	G-1: Advanced Metallization (14:00-15:50) Chairs: S. Ogawa (Selete/Matsushita) K. Ueno (Shibaura Institute of Technology)	H-1: CMOS Performance Enhancement Technology I (14:00-16:00) Chairs: K. Shibahara (Hiroshima Univ.) D. Hisasmoto (Hitachi)	I-1: Nanostructure Fabrication (14:00-15:45) Chairs: T. Sogawa (NTT) H. Yamaguchi (NTT)	J-1: Metal/High-k Gate Stack (14:00-16:00) Chairs: Y. Nara (Selete) J. Yugami (Renesas)
		C-1: MEMS and Modeling (15:20-16:20) Chairs: T. Hamasaki (Texas Instruments Japan) M. Horiguchi (Renesas)							

Room 411/412 (A)

14:00 A-1-1 (Invited)
Nanowire Field Effect Transistor
L. E. Wernersson,
Lund Univ., Sweden

Room 413 (B)

14:00 B-1-1 (Invited)
Control of Light Emission and Propagation in Semiconductor Photonic Nanostructures
T. Baba, *Yokohama National Univ., Japan*

Room 414/415 (C)

14:00 C-1-1 (Invited)
Low-Voltage Operated Piezoelectric Tunable Capacitor for Reconfigurable RF Systems
T. Kawakubo, T. Nagano, M. Nishigaki and K. Itaya, *Toshiba Corp., Japan*

Room 416/417 (D)

14:00 D-1-1 (Invited)
Highly Efficient Carrier Injection and Transport in Organic Light Emitting Diodes
C. Adachi, *Kyushu Univ., Japan*

Room 418 (E)

14:00 E-1-1 (Invited)
InP-based High-speed Transistors and their IC Applications
K. Murata, K. Sano, H. Fukuyama, T. Kosugi, M. Nakamura, K. Kurishima, M. Tokumitsu and T. Enoki, *NTT Corp., Japan*

Room 419 (F)

14:00 F-1-1 (Invited)
Overview and Future Challenge of FeRAM Technologies
Y. Kato, H. Tanaka, K. Isogai, K. Kaibara, Y. Kaneko and Y. Shimada, *Matsushita Electric, Japan*

Room 501 (G)

14:00 G-1-1 (Invited)
Carbon Nanotube via Technologies for Advanced Interconnect Integration
M. Nihei^{1,2}, A. Kawabata^{1,2}, T. Hyakushima¹, S. Sato^{1,2}, T. Nozue¹, D. Kondo^{1,2}, H. Shioya^{1,2}, T. Iwai^{2,3}, M. Ohfuti^{1,2} and Y. Awano^{1,2}, ¹Selete, ²Fujitsu Ltd. and ³Fujitsu Labs., Japan

Room 502 (H)

14:00 H-1-1 (Invited)
Direct Silicon Bonded (DSB) Mixed Orientation Substrate for High Performance Bulk CMOS Technology
C. Y. Sung, H. Yin, H. Ng, K. L. Saenger, G. Pfeiffer, V. Chan, R. Zhang, J. Li, J. A. Ott, R. Bendernagel, S. B. Ko, Z. Ren, X. Chen, V. Ku, Z. J. Luo, N. Rovedo, K. Fogel, M. Khare, G. Shahidi and S. Crowder, *IBM, USA*

Room 511/512 (I)

14:00 I-1-1 (Invited)
GaN-based Quantum Wires, Discs, and Dots with Novel Electronic Properties
K. H. Ploog, *Paul Drude Inst. for Solid State Electronics, Germany*

Small Auditorium (J)

14:00 J-1-1 (Invited)
Towards Metal-gate/high-k Integration for High Performance CMOS Technology
E. Cartier, *IBM, USA*

14:30 A-1-2

Infrared detection with silicon nano transistors
K. Nishiguchi¹, Y. Ono¹, A. Fujiwara¹, H. Yamaguchi¹, H. Inokawa² and Y. Takahashi³, ¹NTT Corp., ²Shizuoka Univ. and ³Hokkaido Univ., Japan

14:30 B-1-2 (Invited)

All-Optical Switching and Control of Si Photonic Crystal Nanocavities
M. Notomi, *NTT Corp., Japan*

14:30 C-1-2 (Invited)

MEMS Packaging for RF Switch
T. Seki, *OMRON, Japan*

14:30 D-1-2

Top emission organic light emitting diodes with double metal layer anode
C. R. Tsai, F. S. Juang, L. W. Ji, Y. S. Tsai and C. C. Liu, *National Formosa Univ., Taiwan*

14:30 E-1-2

High Power and Stable Oscillations in the RTD Pair Oscillator ICs Fabricated with Metamorphic RTDs
K. Maezawa¹, Y. Ookawa¹, S. Kishimoto¹, T. Mizutani¹, M. Takakusaki² and H. Nakata², ¹Nagoya Univ. and ²Nippon Mining & Metals Co., Ltd., Japan

14:30 F-1-2

Full-Bit Functional, High-Density 8Mb 1T-1C FRAM Embedded Within a Low-Power 130nm Logic Process
K. R. Udayakumar¹, T. S. Moise¹, S. R. Summerfelt¹, F. G. Celi¹, G. Shinn¹, K. Boku¹, K. Remack¹, A. Haider¹, D. Anderson¹, J. Gertas¹, Y. Obeng¹, G. Albrecht¹, J. S. Martin¹, J. Rodriguez¹, B. Khan¹, S. Aggarwal¹, N. Schaver¹, H. McAdams¹, and A. Mckerrow¹, J. Eliason², J. Groat², R. Bailey², G. R. Fox², E. Jabillo² and J. Walbert², ¹Texas Instruments Inc. and ²Ramtron International Corp., USA

14:30 G-1-2

Ti-barrier Metal for Robust and Reliable 45nm Node Porous Low-k/Copper Interconnects
K. Higashi¹, H. Yamaguchi¹, T. Yosho¹, A. Sakata¹, S. Omoto¹, S. Yamashita¹, T. Fujimaki¹, Y. Enomoto², N. Matsunaga¹ and H. Shibata¹, ¹Toshiba Corp. and ²Sony Corp., Japan

14:30 H-1-2 (Invited)

Strained-Silicon Transistors with Silicon-Carbon Source/Drain
Y. C. Yeo, *National Univ. of Singapore, Singapore*

14:30 I-1-2 (Invited)

Functions and Device Applications of Quantum-sized Silicon
N. Koshida, *Tokyo Univ. of Agriculture and Technology, Japan*

14:45 A-1-3

High-Resolution Measurement of Ultra-Shallow Structures by Scanning Spreading Resistance Microscopy
L. Zhang, K. Ohuchi, K. Adachi, M. Tomita, K. Ishimaru, M. Takayanagi and A. Nishiyama, *Toshiba Corp., Japan*

14:45 D-1-3

The Experiment and Simulation Study Top Emission PLEDs Using LiF/Ag/ITO Cathode
C. W. Teng¹, Y. H. Lu¹, Y. C. Tsai¹, K. Y. Chang¹, S. H. Chou¹, K. C. Liu¹, L. C. Chen², Y. C. Fang³ and H. E. Huang³, ¹Chang Gung Univ., ²DELTA OPTOELECTRONICS and ³CSIST, Taiwan

14:45 E-1-3

High-speed and Low-Power NRZ Delayed Flip-Flop Circuit Using RTD/HEMT Integration Technology
H. Kim, S. Yeon and K. Seo, *Seoul National Univ., Korea*

14:50 F-1-3

Formation of Ferroelectric Sr₂(Ta_{1-x}, Nb_x)₂O₇ Thin Film on Amorphous SiO₂ by Microwave-Excited Plasma Enhanced Metalorganic Chemical Vapor Deposition
I. Takahashi, K. Funaiwa, K. Azumi, S. Yamashita, Y. Shirai, M. Hirayama, A. Teramoto, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

14:50 G-1-3

Key mechanisms for improved EM lifetime of CoWP capped Cu interconnects
Y. Kakuhara¹, N. Kawahara¹, K. Ueno² and N. Oda¹, ¹NEC Corp. and ²Shibaura Inst. of Tech., Japan

14:40 J-1-2

Demonstration of Low Vt NMOSFETs Using Thin HfLaO in ALD TiN/HfSiO Gate Stack
C. S. Park¹, S. C. Song¹, G. Bersuker¹, H. N. Alshareef², B. S. Ju¹, P. Majhi³, B. H. Lee⁴, R. Jammy⁴, H. K. Park⁵, M. S. Joo⁶, J. Pu⁶ and B. J. Cho⁶, ¹SEMATECH, ²Texas Instruments, ³Intel, ⁴IBM Assignee, ⁵GIST and ⁶NUS, USA

Room 411/412 (A)

15:00 A-1-4
Imaging of interference between incident and reflected electron waves at an InAs/GaSb heterointerface by low-temperature scanning tunneling spectroscopy
K. Suzuki¹, K. Kanisawa¹, S. Perraud^{1,2}, M. Ueki³, K. Takashina¹ and Y. Hirayama^{1,4,5},
¹NTT Corp., ²CNRS, ³NTT Electronics Techno Corp., ⁴SORST-JST and ⁵Tohoku Univ., Japan

Room 413 (B)

15:00 B-1-3
Photonic Crystal Nanocavity Continuous-wave Laser Operation at Room Temperature
M. Nomura, S. Iwamoto, K. Watanabe, N. Kumagai, Y. Nakata, S. Ishida and Y. Arakawa, *Univ. of Tokyo, Japan*

Room 414/415 (C)

15:00 C-1-3
A Capacitive-Sensing Scheme for Control of Adaptive MEMS Device Stacked on CMOS LSI
T. Shimamura¹, H. Morimura¹, K. Kuwabara¹, N. Sato¹, J. Terada¹, M. Ugajin¹, S. Shigematsu¹, K. Machida², M. Nakanishi¹ and H. Ishii¹, ¹NTT Microsystem Integration Labs. and ²NTT Advanced Technology Corp., Japan

15:20 C-1-4
Equivalent Circuit Model for On-Chip Variable Inductor
T. Yammouch, K. Ishida, K. Okada and K. Masu, *Tokyo Tech, Japan*

15:15 A-1-5
Magnetopiezoresistance effects in an InAs/AlGaSb nanomechanical resonator with extremely small power consumption
I. Mahboob¹, H. Okamoto¹, M. Ueki¹ and H. Yamaguchi^{1,2},
¹NTT Corp. and ²Tohoku Univ., Japan

15:15 B-1-4
Modified Luminescence from Germanium Self-assembled Quantum Dots in Photonic Crystal Cavity at Room Temperature
J. Xia¹, N. Usami², Y. Ikegami¹, Y. Nakata³ and Y. Shiraki¹, ¹Musashi Inst. of Technology, ²Tohoku Univ. and ³Horiba Ltd., Japan

15:40 C-1-5
On-Chip Asymmetric Coaxial Waveguide Structure for Chip Area Reduction
I. C. H. Lai, H. Tanimoto and M. Fujishima, *Univ. of Tokyo, Japan*

15:15 D-1-5
Black film improving the contrast ratio of organic light emitting diodes
Y. L. Wu¹, Y. C. Lin¹, F. S. Juang² and Y. K. Su³, ¹National Changhua Univ. of Education, ²National Formosa Univ. and ³National Cheng Kung Univ., Taiwan

15:30 A-1-6
Structure, strength and conductance of palladium wires of single atom width
T. Matsuda¹ and T. Kizuka^{1,2}, ¹Univ. of Tsukuba and ²JST, Japan

15:30 B-1-5
Highly Efficient and Stable Photoluminescence of Nanocrystalline Porous Silicon with Fully Annealed and Passivated Surfaces
B. Gelloz¹ and N. Koshida^{1,2}, ¹Tokyo Univ. of Agriculture and Technology and ²Quantum14 Co., Japan

16:00 C-1-6
On-Die Monitoring of Substrate Coupling for Mixed-Signal Circuit Isolation
D. Kosaka, M. Fujiwara, T. Danjo and M. Nagata, *Kobe Univ., Japan*

15:30 E-1-6
The Gate Length Reducing Process for Pseudomorphic In_{0.52}Al_{0.48}As/In_{0.7}Ga_{0.3}As HEMTs
S. J. Yeon, J. Lee, G. Seol and K. Seo, *Seoul National Univ., Korea*

Break

Room 419 (F)

15:10 F-1-4
Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
J. Y. Jung, H. J. Joo, J. H. Park, S. K. Kang, H. S. Kim, D. Y. Choi, J. H. Kim, Y. S. Lee, Y. M. Kang, S. Y. Lee, H. S. Jeong and K. Kim, *Samsung Electronics Co., Ltd., Korea*

Room 501 (G)

15:10 G-1-4
A MOCVD TiSiN/Ta Barrier Metal for Improved EM Performance and Low Via/line Resistance using Direct Contact Via (DCV) Process for Sub-65 nm Technology
H. C. Lee¹, S. J. Joo¹, I. C. Baek¹, C. Shim¹, J. H. Hong¹, J. W. Han¹, K. H. Kim¹ and Y. M. Kim², ¹Dongbu Electronics and ²Hongik Univ., Korea

Room 502 (H)

15:00 H-1-3
Effect of Tensile Strain on Gate and Substrate Currents of strained-Si n-MOSFETs
T. Hoshii, S. Sugahara and S. Takagi, *Univ. of Tokyo, Japan*

15:20 H-1-4
Sub-30 nm Strained P-Channel FinFETs with Condensed SiGe Source/Drain Stressors
K. M. Tan¹, T. Y. Liow^{1,2}, R. T. Lee¹, K. J. Chui¹, C. H. Tung², N. Balasubramanian², G. S. Samudra¹, W. J. Yoo¹ and Y. C. Yeo¹, ¹National Univ. of Singapore and ²Inst. of Microelectronics, Singapore

15:40 H-1-5
Evaluating Strained/Relaxed-Ge, Strained-Si, Strained-SiGe For Future Nanoscale p-MOSFETs.
T. Krishnamohan¹, D. Kim¹, C. Jungemann², Y. Nishi¹ and K. C. Saraswat¹, ¹Stanford Univ. and ²Univ. of the Armed Forces, USA

Room 511/512 (I)

15:00 I-1-3
Uniform Self-Formation of High-Density InAs Quantum Dots by InGaAs Embedding Growth
S. Tonomura¹, M. Tomita¹ and K. Yamaguchi¹, *Univ. of Electro-Communications, Japan*

15:15 I-1-4
Individual cathode luminescence spectroscopy of zinc oxide particles based on in situ transmission electron microscopy
M. Ohyama¹ and T. Kizuka^{1,2}, ¹Univ. of Tsukuba and ²JST, Japan

15:30 I-1-5
Facile Fabrication of Gold Nanoparticle-Titanium Oxide Alternate Assemblies by Surface Sol-Gel Process and Their Photoresponsive Properties
T. Arakawa, T. Kawahara, T. Akiyama and S. Yamada, *Kyushu Univ., Japan*

Small Auditorium (J)

15:00 J-1-3
Wide Controllability of Flatband Voltage in La₂O₃ Gate Stack Structures - Remarkable Advantages of La₂O₃ over HfO₂ -
K. Ohmori¹, P. Ahmet², K. Shiraishi³, K. Yamabe³, H. Watanabe⁴, Y. Akasaka⁵, N. Umezawa¹, K. Nakajima¹, M. Yoshitake¹, T. Nakayama⁶, K. S. Chang⁷, K. Kakushima², Y. Nara³, M. L. Green⁷, H. Iwai², K. Yamada⁸ and T. Chikyow¹,
¹National Inst. for Materials Science, ²Tokyo Tech, ³Univ. of Tsukuba, ⁴Osaka Univ., ⁵Selete, ⁶Chiba Univ., ⁷National Inst. of Standards and Technology and ⁸Waseda Univ., Japan

15:20 J-1-4
Study of La Concentration Dependent V_{FB} Shift in Metal/HfLaOx/Si Capacitors
Y. Yamamoto, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

15:40 J-1-5
High quality La aluminates/Si (100) interface realized by passivation of Si dangling bonds with 1monolayer epitaxial SrSi₂
A. Takashima, Y. Nishikawa, T. Shimizu, D. Matsushita, M. Suzuki, T. Yamaguchi and N. Fukushima, *Toshiba Corp., Japan*

Break

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack / Si Processing Science
A-2: Novel Optical Devices (16:15-18:00) Chairs: T. Usuki (Fujitsu Labs.) Y. Ohno (Tohoku Univ.)	B-2: Special Session ; Photonic Crystals and Si Photonics II (16:15-18:00) Chairs: O. Wada (Kobe Univ.) H. Yamada (NEC)	C-2: Wireless Interconnect (16:30-17:30) Chairs: M. Horiguchi (Renesas) R. Fujimoto (Toshiba) C-2: Wireless Interconnect (17:30-18:10) Chairs: R. Fujimoto (Toshiba) T. Hamasaki (Texas Instruments Japan)	D-2: Organic Light Emitting Diodes and Solar Cells (16:00-17:15) Chairs: Y. Ohmori (Osaka Univ.) T. Sano (Sanyo Electric) T. Someya (Univ. of Tokyo)	E-2: Wide-Bandgap Devices (16:15-17:45) Chairs: Y. Ohno (Univ. of Tokushima) S. Kuroda (Eudina Devices Inc.)	F-2: DRAM (16:15-18:00) Chairs: I. Asano (Elpida) H. S. Jeong (Samsung Electronics)	G-2: Characterization I (16:15-18:00) Chairs: N. Hata (AIST) F. Mizuno (Meisei Univ.)	H-2: CMOS Performance Enhancement Technology II (16:15-18:00) Chairs: F. Boeuf (STMicroelectronics) H. Oda (Renesas)	I-2: Compound Semiconductors (16:15-18:00) Chairs: K.H. Ploog (Paul Drude Inst.) D. Iwai (Fujitsu Labs.)	J-2: FUSI Gate Electrode (16:15-18:00) Chairs: K. Shiraishi (Univ. of Tsukuba) E. Cartier (IBM)
16:15 A-2-1 (Invited) Single Photon Detectors based on Quantum Dot Devices- from Principle of Operation to Single Photon Counting B. E. Kardynal ¹ , S. S. Hees ^{1,2} , P. See ¹ , A. J. Shields ¹ , I. Farrer ² and D. A. Ritchie ² , ¹ Toshiba Research Europe and ² Univ. of Cambridge, UK	16:15 B-2-1 (Invited) Integrated Photonic Network Node-Chip with Photonic Crystals H. Yamada ^{1,2} , T. Chu ² , A. Gomyo ^{1,2} , J. Uchida ^{1,2} , S. Ishida ³ and Y. Arakawa ³ , ¹ NEC Corp., ² OITDA and ³ Univ. of Tokyo, Japan	16:30 C-2-1 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique K. Niitsu ¹ , N. Miura ¹ , M. Inoue ¹ , Y. Nakagawa ² , M. Tago ² , M. Fukaishi ² , H. Ishikuro ¹ and T. Kuroda ¹ , ¹ Keio Univ. and ² NEC Corp., Japan	16:00 D-2-1 (Invited) TFT Technologies for Flexible Displays J. Jang, <i>Kyung Hee Univ., Korea</i>	16:15 E-2-1 (Invited) Diamond Electronics- Will it be able to compete with III-Nitrides? E. Kohn, <i>Univ. of Ulm, Germany</i>	16:15 F-2-1 (Invited) Overview and Future Challenges eDRAM Technologies H. Sugimura, T. Wake, K. Inoue, M. Hamada, H. Shirai, S. Arai, M. Takeuchi, T. Sakoh, M. Sakao and T. Tanigawa, <i>NEC Corp., Japan</i>	16:15 G-2-1 (Invited) Ultralow-dielectric Polysilsesquioxane Films with High Modulus and Closed-pore Morphology D. Y. Yoon, <i>Seoul National Univ., Korea</i>	16:15 H-2-1 Potential of and Issues with Multiple-Stressor Technology (MST) in High-Performance 45nm Generation Devices T. Miyashita ¹ , A. Hatada ¹ , Y. Shimamune ¹ , T. Owada ² , N. Tamura ¹ , T. Aoyama ¹ and S. Satoh ¹ , ¹ Fujitsu Labs., Ltd. and ² Fujitsu Ltd., Japan	16:15 I-2-1 Electrical Properties of Ge-Doped InSb and InAs on GaAs(111)A Substrate J. Nishinaga, R. Harada, T. Takada, A. Kawaharazuka and Y. Horikoshi, <i>Waseda Univ., Japan</i>	16:15 J-2-1 Evaluation of Chemical Structures and Work Function of NiSi near the Interface between Nickel Silicide and SiO ₂ A. Ohta ¹ , H. Yoshinaga ¹ , H. Murakami ¹ , D. Azuma ¹ , Y. Munetaka ¹ , S. Higashi ¹ , S. Miyazaki ¹ , T. Aoyama ² , K. Kosaka ² and K. Shibahara ¹ , ¹ Hiroshima Univ., ² Fujitsu Labs. and, Japan
		16:50 C-2-2 Inter-chip Transmission Characteristics of Meander Dipole Antennas Integrated in 0.18 μm CMOS UWB Transceiver Chips K. Kimoto, N. Sasaki, M. Nitta, M. Fukuda and T. Kikkawa, <i>Hiroshima Univ., Japan</i>	16:30 D-2-2 Efficient Red Electrophosphorescent Devices Based on Iridium Complexes of Fluorinated 1-phenylisoquinoline G. Y. Park, J. H. Seo, D. I. Yoo, Y. K. Kim, Y. S. Kim and Y. Ha, <i>Hongik Univ., Korea</i>				16:35 H-2-2 Large Reduction in Standby Power Consumption Achieved with Stress-controlled SRAM Cell Layout H. Kudo ¹ , K. Ishikawa ¹ , R. Tanabe ¹ , H. Fukutome ¹ , Y. Mishima ¹ , S. Satou ¹ , T. Sugii ¹ , F. Kihara ² , M. Okamoto ² , M. Yoshimura ² , T. Sugimachi ² , H. Hashimoto ² and M. Ohtsuki ² , ¹ Fujitsu Labs., Ltd. and ² Fujitsu Ltd., Japan	16:30 I-2-2 A method for suppressing deep-level emission in ZnSe/Ge/Ge _{0.5} Si _{0.5} /Si structure J. T. Ku ¹ , T. H. Yang ¹ , G. Luo ² , W. C. Chou ¹ , T. Y. Yang ³ and C. Y. Chang ¹ , ¹ National Chiao Tung Univ., ² National Nano Device Labs. and ³ Academia Sinica, Taiwan	16:35 J-2-2 Pd ₂ Si Fully-Silicided Gate: Kinetics of Silicide Formation and Workfunction Tuning T. Hosoi, K. Sano, K. Hosawa and K. Shibahara, <i>Hiroshima Univ., Japan</i>

Room 411/412 (A)

16:45 A-2-2
Optical Properties of Dynamically-Modulated Dots and Wires Formed by Surface Acoustic Waves
T. Sogawa¹, H. Gotoh¹, Y. Hirayama¹, T. Saku¹, S. Miyashita², P. V. Santos³ and K. H. Ploog³, ¹NTT Corp., ²NTT Advanced Technology Corp. and ³Paul Drude Inst., Japan

17:00 A-2-3
Photon Statistics in a Thick Barrier Coupled Quantum Dot
S. Yamauchi^{1,2}, A. Shikantai^{1,2}, I. Morohashi^{1,2}, S. Furue^{1,2}, K. Komori^{1,2}, T. Sugaya^{1,2} and T. Takagahara³, ¹AIST, ²CREST and ³Kyoto Inst. of Technology, Japan

17:15 A-2-4
Exciton Rabi Oscillation in InAs/GaAs Coupled Quantum Dot
K. Goshima^{1,2}, K. Komori^{1,2}, S. Yamauchi^{1,2}, I. Morohashi^{1,2} and T. Sugaya^{1,2}, ¹AIST and ²CREST, Japan

Room 413 (B)

16:45 B-2-2
Compact Multi-Mode Optical Ring Resonators for Interconnection on Si Chips
Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

17:00 B-2-3
Silicon Optical Modulators in Silicon-on-Insulator (SOI) Substrate Based on the p-i-n Waveguide Structure
M. T. Hsu and R. W. Chuang, *National Cheng Kung Univ., Taiwan*

17:15 B-2-4
Low Temperature Fabrication of Monolithic Mach-Zehnder Optical Modulator on Silicon using Sputtered (Ba,Sr)TiO₃ and Mechanism of Transient Response
M. Suzuki, K. Nagata, Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

Room 414/415 (C)

17:10 C-2-3
On-Chip Yagi Antenna for Wireless Signal Transmission in Stacked MCP
K. Ohashi¹, T. Yammouch¹, M. Kimura¹, H. Ito¹, K. Okada¹, K. Ishida¹, K. Itoi², M. Sato², T. Ito² and K. Masu¹, ¹Tokyo Tech and ²Fujikura Ltd., Japan

Room 416/417 (D)

16:45 D-2-3
Efficiency improvement in flexible phosphorescent organic light-emitting diode
S. Y. Su¹, Y. S. Tsai¹, F. S. Juang¹, L. W. Ji¹, S. H. Wang² and Y. K. Su³, ¹National Formosa Univ., ²Kun-Shan Univ. and ³National Cheng Kung Univ., Taiwan

17:00 D-2-4
Energy Transfer Employing Europium Complex and Blue Phosphorescent Dye and Application for White Organic Light-Emitting Diodes
Y. Hino, H. Kajiji and Y. Ohmori, *Osaka Univ., Japan*

17:15 D-2-5
Formation of bulk-heterojunction structure in organic bilayer solar cells by heat treatment
T. Osasa, S. Yamamoto and M. Matsumura, *Osaka Univ., Japan*

Room 418 (E)

16:45 E-2-2
C-band GaN-FET Power Amplifiers with 160-W Output Power
Y. Okamoto, A. Wakejima, K. Matsunaga, Y. Ando, T. Nakayama, K. Ota and H. Miyamoto, *NEC Corp., Japan*

17:00 E-2-3
GaN-based Direct-coupled FET Logic (DCFL) Digital Circuits Operating at 375°C
Y. Cai, Z. Cheng, Z. Yang, C.W. Tang, K.M. Lau, K.J. Chen, *Hong Kong University of Science and Technology, Hong Kong*

17:15 E-2-4
Effects of Growth Temperature of a GaN Cap Layer on Electrical Properties of AlGaIn/GaN HFETs
T. Deguchi¹, M. Yamashita¹, E. Waki¹, A. Nakagawa¹, H. Ishikawa² and T. Egawa², ¹New Japan Radio Co., Ltd. and ²Nagoya Inst. of Technology, Japan

Room 419 (F)

16:45 F-2-2
A Highly Reliable MIM Technology with non-Crystallized HfOx Dielectrics Using Novel MOCVD Stacked TiN Bottom Electrodes
T. Ohtsuka², Y. Shibata¹, H. Arai¹, H. Ichimura¹, S. Matsuyama¹, K. Uchiyama¹, J. Suzuki¹, A. Tsuzumitani¹, K. Yoneda¹, Y. Hashimoto¹, T. Nakabayashi¹ and E. Fujii¹, ¹Matsushita Electric and ²Panasonic Semiconductor Engineering Co., Ltd., Japan

17:05 F-2-3
Robust and Cost-Effective MIS-Al₂O₃/SiON Double-Layered Capacitor Technology for Sub-90 nm DRAMs
O. Tonomura, H. Hamamura and H. Miki, *Hitachi Ltd., Japan*

17:25 F-2-4
Diffusion Barrier Characteristics of TiSix/TiN for Tungsten Dual Poly Gate in DRAM
M. G. Sung, K. Y. Lim, H. J. Cho, S. R. Lee, S. A. Jang, Y. S. Kim, M. S. Joo, J. H. Lee, T. Y. Kim, H. S. Yang, S. H. Pyi and J. W. Kim, *Hynix Corp., Korea*

Room 501 (G)

16:45 G-2-2
SiOCH Films with Hydrocarbon Network Bonds: First-Principles Investigation
N. Tajima¹, T. Hamada², T. Ohno¹, K. Yoneda³, S. Kondo³, N. Kobayashi³, M. Shinriki⁴, K. Miyazawa⁴, K. Sakota⁴, S. Hasaka⁴ and M. Inoue⁴, ¹NIMS, ²Univ. of Tokyo, ³Selete and ⁴Taiyo Nippon Sanso Corp., Japan

17:05 G-2-3
Nondestructive characterization of temperature-dependent backbone Si-O-Si structure in porous silica films by in-situ Fourier-transform infrared spectroscopy
S. Takada¹, N. Hata^{1,2}, X. Li¹, N. Fujii³, T. Nakayama³ and T. Kikkawa^{2,4}, ¹ASRC-AIST, ²MIRAI-ASRC-AIST, ³MIRAI-ASET and ⁴Hiroshima Univ., Japan

17:25 G-2-4
Characterization of Low-k Interconnect Dielectrics by EELS
Y. Otsuka¹, M. Shimada², N. Kawasaki¹ and S. Ogawa², ¹Toray Research Center Inc. and ²Selete, Japan

Room 502 (H)

16:55 H-2-3
Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process
K. Horita, M. Ishibashi, H. Umeda, T. Kawahara, T. Ikeda, T. Yamashita, T. Kuroi and Y. Inoue, *Renesas Technology Corp., Japan*

17:15 H-2-4
A Full Analytical Model to evaluate Strain Induced by CESL on MOSFET Performances
F. Payet¹, F. Boeuf¹, C. Ortolland² and T. Skotnicki¹, ¹STMicroelectronics and ²Philips Semiconductors, France

Room 511/512 (I)

16:45 I-2-3
Effect of Hydrogen in Zinc Oxide Thin-Film Transistor grown by MOCVD
J. Jo¹, O. Seo², E. Jeong¹, H. Seo¹, B. Lee³ and Y. I. Choi¹, ¹Ajou Univ., ²NFC and ³CDA Co., Ltd., Korea

17:00 I-2-4
The Effect of As₂ and As₄ Molecule Beam Species on MBE Grown GaN_xAs_{1-x}/GaAs MQW by Modulated N Radical Beam Source
M. Kakino¹, K. Fujii¹, K. Takao¹, H. Miyagawa¹, N. Tsurumachi¹, H. Itoh¹, S. Nakanishi¹, H. Akiyama² and S. Koshiba¹, ¹Kagawa Univ. and ²Univ. of Tokyo, Japan

17:15 I-2-5
GaN Heteroepitaxy on Si(111) substrates Using AlN/AlGaIn Superlattice Buffer Layers
T. Akasaka, Y. Kobayashi and T. Makimoto, *NTT Corp., Japan*

Small Auditorium (J)

16:55 J-2-3
Workfunction Adjustment Using Thin Metal Film (Ti, Pd) under FUSI Gate Electrode and Laser Annealing
Y. Huang^{1,2,3}, K. L. Pey¹, D. Z. Chi³, K. K. Ong¹, P. S. Lee¹ and I. S. Goh², ¹Nanyang Technological Univ., ²Systems on Silicon Manufacturing Co. Pte. Ltd. and ³Inst. of Material Research & Engineering, Singapore

Room 411/412 (A)

17:30 A-2-5
Study of Basic Characteristics of Spin-Photodiode Consisting of III-V p-n Heterojunction
J. Hayafuji, T. Kondo and H. Munekata, *Tokyo Tech, Japan*

Room 413 (B)

17:30 B-2-5
Light emission from two junction Si CMOS LED's (450nm - 750nm) with two order increase in emission intensity-Applications for next generation silicon-based optoelectronics
L. W. Snyman¹, M. du Plessis² and H. Aharoni³, ¹Tshwane Univ. of Technology, ²Univ. of Pretoria and ³Ben Gurion Univ. of the Negev, South Africa

Room 414/415 (C)

17:30 C-2-4
On-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection
N. Sasaki, M. Fukuda, M. Nitta, K. Kimoto and T. Kikkawa, *Hiroshima Univ., Japan*

Room 416/417 (D)

17:30 D-2-6
Build-on Technology of Bi-Directional Optical Communication System using Bi-Functional Organic Diodes
H. Okada, Y. Matsushita, S. Naka and H. Onnagawa, *Univ. of Toyama, Japan*

Room 418 (E)

17:30 E-2-5
The High Temperature Thermally Treated SiNx Passivation of AlGaIn/GaN HEMT using Remote PECVD
J. C. Her¹, D. H. Kim¹, S. W. Kim¹, K. C. Jang¹, J. H. Lee² and J. E. Oh³, ¹Seoul National Univ., ²THELEDS Co., LTD. and ³Hanyang Univ., Korea

Room 419 (F)

17:45 F-2-5
Gate Workfunction Engineering of Bulk FinFETs for Sub-50 nm DRAM Cell Transistors
K. H. Park, K. R. Han, Y. M. Kim and J. H. Lee, *Kyungpook National Univ., Korea*

Room 501 (G)

17:45 G-2-5
Local Bonding Structure of High-Stress Silicon Nitride Film modified by UV Curing for Strained-Silicon Technology beyond 45nm Node SoC Devices
Y. Miyagawa¹, T. Murata¹, Y. Nishida¹, T. Nakai¹, A. Uedono², N. Hattori¹, M. Matsuura¹, K. Asai¹ and M. Yoneda¹, ¹Renesas Technology Corp. and ²Univ. of Tsukuba, Japan

Room 502 (H)

17:35 H-2-5
56% pMOSFETs Drive Current Enhancement from Optimized Compressive Contact Etching Stop Layer (CESL) for 45nm Node CMOS
K. H. Lee, C. T. Huang, W. H. Hung, L. S. Jeng, S. F. Ting, M. L. Tseng, J. C. Wu, T. M. Shen, O. Cheng and C. W. Liang, *United Microelectronics Corp., Taiwan*

Room 511/512 (I)

17:30 I-2-6
Strong Ultraviolet Emission from InGaN/AlGaIn Multi Quantum Well Grown by Multi-step Process
H. G. Chen, H. H. Yao, J. T. Chu, N. F. Hsu, T. C. Lu, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

Small Auditorium (J)

17:35 J-2-5
Si-Capped Annealing of HfO₂-based Dielectrics for Suppressing Interface Layer Growth and Oxygen Out-Diffusion
M. Takahashi¹, H. Satake¹, M. Kadoshima¹, A. Ogawa¹, K. Iwamoto¹, H. Ota², T. Nabatame¹ and A. Toriumi^{2,3}, ¹MIRAI-ASET, ²MIRAI-ASRC and ³Univ. of Tokyo, Japan

17:45 A-2-6
Resonant Terahertz Detection Based on High-electron-mobility Transistor with Schottky Source/Drain Contact
A. Satou¹, V. Ryzhii¹, T. Otsuji² and M. S. Shur³, ¹Univ. of Aizu, ²Tohoku Univ. and ³Rensselaer Polytechnic Inst., Japan

17:50 C-2-5
A 0.18 μm CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System
M. Fukuda, P. K. Saha, N. Sasaki, M. Nitta and T. Kikkawa, *Hiroshima Univ., Japan*

17:45 I-2-7
Hexagonal Boron Nitride Heteroepitaxial Layers on Graphitized 6H-SiC Substrate Grown by Metalorganic Vapor Phase Epitaxy
Y. Kobayashi¹, H. Hibino¹, T. Nakamura², T. Akasaka¹, T. Makimoto¹ and N. Matsumoto², ¹NTT Corp. and ²Shonan Inst. of Technology, Japan

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

Thursday, September 14

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 3: CMOS Devices/Device Physics				Area 1: Advanced Gate Stack / Si Processing Science
A-3: MEMS and NEMS : Fabrication (9:00-10:30) Chairs: T. Nishimoto (Shimadzu) T. Ono (Tohoku Univ.)	B-3: LEDs and Lasers (9:00-10:30) Chairs: M. Ezaki (Toshiba) M. Sugawara (Fujitsu Labs.)	C-3: Toward Next Generation Systems (9:00-9:40) Chairs: H. Yamauchi (Sanyo Electric) H. Kobayashi (Gunma Univ.)	D-3: Organic Materials and Device Physics I (9:00-10:30) Chairs: K. Kato (Niigata Univ.) K. Kudo (Chiba Univ.)	E-3: Sensors and Interface Physics (9:00-10:00) Chairs: T. Hashizume (Hokkaido Univ.) K. Kumakura (NTT)	F-3: Quasi-Ballistic Transport (9:00-10:40) Chairs: Y. Kamakura (Osaka Univ.) K. Kurimoto (Matsushita Electric)				J-3: Characterization of Gate Stack (9:10-10:40) Chairs: S. Miyazaki (Hiroshima Univ.) A. Sakai (Nagoya Univ.)
		C-3: Toward Next Generation Systems (9:40-10:20) Chairs: K. Masu (Tokyo Tech) H. Yamauchi (Sanyo Electric)							
9:00 A-3-1 (Invited) New Approach to Experimental Nanomechanics Using MEMS Technology Y. Isono, <i>Ritsumeikan Univ., Japan</i>	9:00 B-3-1 High Brightness and Crack-free InGaN/GaN Light Emitting Diode With AlGaIn Buffer Layer On Si (111) Y. P. Hsu ¹ , S. J. Chang ¹ , Y. K. Su ¹ , W. S. Chen ¹ , J. K. Sheu ¹ , J. Y. Chu ¹ and C. T. Kuo ² , ¹ National Cheng Kung Univ. and ² Epitech Technology Corp., Taiwan	9:00 C-3-1 Large-Scale Quantum Computing Emulation Based on Unitary Macro-Operations Y. Goto and M. Fujishima, <i>Univ. of Tokyo, Japan</i>	9:00 D-3-1 (Invited) Organic Single Crystal Transistors and Interface Control Y. Iwasa, <i>Tohoku Univ., Japan</i>	9:00 E-3-1 Performance of open-gate AlGaIn/GaN HFET in various kinds of liquids T. Kokawa, T. Sato and T. Hashizume, <i>Hokkaido Univ., Japan</i>	9:00 F-3-1 Ohm's Law from a Transmission Viewpoint K. Natori ^{1,2} and T. Shimizu ¹ , ¹ Univ. of Tsukuba and ² CREST-JST, Japan				9:10 J-3-1 (Invited) High-resolution RBS Analysis of Si-dielectrics Interfaces K. Kimura ¹ , Z. Ming ¹ , K. Nakajima ¹ , M. Suzuki ¹ , M. Uematsu ² , K. Torii ³ , S. Kamiyama ³ , Y. Nara ³ , H. Watanabe ⁴ , K. Shiraishi ⁵ , T. Chikyow ⁶ and K. Yamada ⁷ , ¹ Kyoto Univ., ² NTT Corp., ³ Selete, ⁴ Osaka Univ., ⁵ Univ. of Tsukuba, ⁶ NIMS and ⁷ Waseda Univ., Japan
	9:15 B-3-2 Improved light output and electrical performance of InGaIn/GaN light-emitting diode by surface texturing of the n-type GaN S. H. Su, C. C. Hou, R. S. Shieh and M. Yokoyama, <i>I-Shou Univ., Taiwan</i>	9:20 C-3-2 Random Number Generator with 0.3MHz Generation Rate using Non-Stoichiometric SixN MOSFET M. Matsumoto, R. Ohba, S. Yasuda, K. Uchida, T. Tanamoto and S. Fujita, <i>Toshiba Corp., Japan</i>		9:15 E-3-2 Characteristics of a New Resistive-Type Hydrogen Sensor C. W. Hung, H. L. Lin, H. I. Chen, Y. Y. Tsai, P. H. Lai, S. I. Fu and W. C. Liu, <i>National Cheng Kung Univ., Taiwan</i>	9:20 F-3-2 A Picture of Quasi-Ballistic Transport in Nanoscale MOSFETs H. Tsuchiya, K. Fujii, T. Mori and T. Miyoshi, <i>Kobe Univ., Japan</i>				

Room 411/412 (A)

9:30 A-3-2
CMOS-Compatible
Suspended Square
Inductors on Silicon
Wafers for RF ICs
C. M. Tai and
C. N. Liao, *National
Tsing Hua Univ.,
Taiwan*

9:45 A-3-3
Ultra high aspect ratio
sub-micron silicon
micromachining by
double-passivation
deep reactive ion
etching
R. Nagarajan and
B. R. Murthy, *Inst. of
Microelectronics,
Singapore*

10:00 A-3-4
Room Temperature
Vacuum Sealing with
Au Thin Films Using
Ar Beam Surface
Activation
H. Okada, T. Itoh and
T. Suga, *Univ. of
Tokyo, Japan*

Room 413 (B)

9:30 B-3-3
Fabrication of High
Light-Extraction
Efficiency LED Using
Nanostructures by UV
Nanoimprint
Lithography and
Electrodeposition
H. Ono¹, Y. Ono²,
K. Kasahara²,
J. Mizuno¹ and
S. Shoji¹, ¹Waseda
Univ. and ²Sumitomo
Chemical Co., Ltd,
Japan

9:45 B-3-4
Light Emitting Diode
Array Prepared by
Epitaxial Film Bonding
T. Suzuki,
H. Fujiwara,
M. Mutoh,
T. Sagimori,
H. Kurokawa, T. Igari,
T. Kaneto, H. Furuta,
I. Abiko, M. Sakuta
and M. Ogihara, *Okai
Digital Imaging Corp.,
Japan*

10:00 B-3-5
High Performances of
650 nm Resonant
Cavity Light Emitting
Diodes for Plastic
Optical Fiber
Applications
Y. C. Lee¹, C. E. Lee¹,
S. W. Chiou²,
H. C. Kuo¹, T. C. Lu¹
and S. C. Wang¹,
¹National Chiao Tung
Univ. and ²United
Epitaxy Co., Taiwan

Room 414/415 (C)

9:40 C-3-3
Nearest-Euclidean-
Distance Search
Associative Memory
Architecture with Fully
Parallel Mixed Digital-
Analog Match
Circuitry
M. A. Abedin,
Y. Tanaka,
A. Ahmadi, T. Koide
and H. J. Mattausch,
*Hiroshima Univ.,
Japan*

10:00 C-3-4
Scaling Trends and
Mitigation Techniques
for Soft Errors in Flip-
Flops
T. Uemura¹,
Y. Tosaka¹, S. Satoh¹,
K. Takahisa² and
K. Hatanaka², ¹Fujitsu
Labs. Ltd. and ²Osaka
Univ., Japan

Room 416/417 (D)

9:30 D-3-2
Decay process of a
large surface potential
of as-deposited Alq₃
films
N. Kajimoto,
T. Manaka and
M. Iwamoto, *Tokyo
Tech, Japan*

9:45 D-3-3
Electronic structure of
bathocuproine on metal
studied by ultraviolet
photoemission
spectroscopy
S. Toyoshima^{1,2},
K. Kuwabara¹,
T. Sakurai¹, T. Taima²,
K. Saito², H. Kato³ and
K. Akimoto¹,
¹Tsukuba Univ., ²AIST
and ³Hirosaki Univ.,
Japan

10:00 D-3-4
Spin injection from
magnetic electrodes to
organic semiconductors
studied by transport
and spectroscopic
measurements
T. Shimada, *Univ. of
Tokyo, Japan*

Room 418 (E)

9:30 E-3-3
Modulation of
Resistivity of Two-
Dimensional Electron
Gas in AlGaIn/GaN
Structure
Y. C. Chang¹,
J. K. Sheu¹ and
Y. L. Li², ¹National
Cheng Kung Univ.
and ²National Taiwan
Univ., Taiwan

9:45 E-3-4
Electrical and Optical
Properties of an n-
Channel GaN Schottky
Barrier MISFET
H. B. Lee, H. I. Cho,
H. S. An, J. H. Lee
and S. H. Hahm,
*Kyungpook National
Univ., Korea*

Room 419 (F)

9:40 F-3-3
Intrinsic Delay of
Nanoscale MOSFETs
under Ballistic
Transport
A. Tsuda,
T. Kunikiyo,
T. Okagaki,
T. Watanabe,
M. Tanizawa,
K. Ishikawa,
H. Nunogami and
A. Uchida, *Renesas
Technology Corp.,
Japan*

10:00 F-3-4
The effect of side-traps
on ballistic transistor in
Kondo regime
T. Tanamoto,
K. Uchida and
S. Fujita, *Toshiba
Corp., Japan*

Room 501 (G)**Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

9:40 J-3-2
Real-Time Observation
of Initial Thermal
Oxidation on Si(110)-
16x2 Surfaces by O1s
Photoemission
Spectroscopy Using
Synchrotron Radiation
M. Suemitsu¹,
A. Kato¹, H. Togashi¹,
A. Konno¹,
Y. Yamamoto¹,
Y. Teraoka²,
A. Yoshigoe² and
Y. Narita³, ¹Tohoku
Univ., ²Japan Atomic
Energy Agency and
³Kyushu Inst. of
Technology, Japan

10:00 J-3-3
Nonlinear Al
Concentration
Dependence of the
HfAlOx/Si Conduction
Band Offset Studied by
Internal Photoemission
Spectroscopy
T. Horikawa¹,
A. Ogawa²,
K. Iwamoto²,
K. Okada², H. Ota¹,
T. Nabatame² and
A. Toriumi^{1,3}, ¹MIRAI-
ASRC, ²MIRAI-ASET
and ³Univ. of Tokyo,
Japan

Room 411/412 (A)

10:15 A-3-5
MEMS Wafer Level
Packaging by Using
Surface Activated
Bonding
Y. Takegawa,
T. Baba, T. Okudo and
Y. Suzuki, *Matsushita
Electric Works, Ltd.,
Japan*

Room 413 (B)

10:15 B-3-6
InP-Based Quantum
Cascade Lateral
Grating Distributed
Feedback Lasers
K. Kennedy,
D. G. Revin,
A. B. Krysa,
K. M. Groom,
L. R. Wilson,
J. W. Cockburn and
R. Hogg, *Univ. of
Sheffield, UK*

Room 414/415 (C)**Room 416/417 (D)**

10:15 D-3-5
Dependence of
Memory
Characteristics of
Organic Bi-stable
Device on Structural
Parameters
J. J. Lee and
C. K. Song, *Dong-A
Univ., Korea*

Room 418 (E)**Room 419 (F)****Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

10:20 J-3-4
Electric characteristics
of Si₃N₄ films formed
by directly radical
nitridation on Si (110)
and Si (100) surfaces
M. Higuchi¹,
T. Aratani¹,
T. Hamada¹,
A. Teramoto¹,
T. Hattori^{1,2},
S. Sugawa¹, T. Ohmi¹,
S. Shinagawa²,
H. Nohira²,
E. Ikenaga³ and
K. Kobayashi³,
¹*Tohoku Univ.*,
²*Musashi Inst. of
Technology and*
³*JASRI/SPring8,
Japan*

Break

**Short Presentation
P11 and P8
(10:45-12:15)**
Chair: H. Tabata
(Osaka Univ.)

**Short Presentation
P7 and P4
(10:45-12:15)**
Chair: M. Sugawara
(Fujitsu Labs.)

**Short Presentation
P5 and P2
(10:45-12:15)**
Chair: H. Kobayashi
(Gunma Univ.)

**Area 10: Organic
Materials Science,
Device Physics, and
Applications**

D-4: Organic Materials
and Device Physics II
(10:45-11:30)
Chairs: M. Iwamoto
(Tokyo Tech)
K. Kato
(Niigata Univ.)

10:45 D-4-1
Self Assembled
Viologen Modified
Electrode as Mediator
of Glucose Sensor
D. Y. Lee¹, A. K.
M. Kafi¹, S. H. Park¹,
D. J. Qian² and
S. Kwon¹, ¹*Dong-A
Univ. and* ²*Fudan
Univ., Korea*

11:00 D-4-2
Orientation and
Electrical Conduction
of Poly(3-
hexylethiophene) Thin
Film Prepared by
Using a Different
Solution-process
Method
S. Mototani, S. Ochiai,
S. Tanabe, A. Ohashi,
Y. Uchida, K. Kojima
and T. Mizutani, *Aichi
Inst. of Tech., Japan*

**Short Presentation
P6 and P9
(10:45-12:15)**
Chair: M. Kuzuhara
(Univ. of Fukui)

Break

**Short Presentation
P3
(10:45-12:15)**
Chair: H. Oda
(Renesas)

**Short Presentation
P1
(10:45-12:15)**
Chair: Y. Nara
(Selete)

11:15 D-4-3
Theoretical
Investigation of
Electrical and
Electronic Properties of
Carbon Materials
A. Chutia¹, Z. Zhu¹,
H. Tsuboi¹,
M. Koyama¹,
A. Endou¹,
M. Kubo^{1,2},
C. A. Del Carpio¹,
P. Selvam¹ and
A. Miyamoto¹,
¹Tohoku Univ. and
²PRESTO, Japan

**Short Presentation
P10
(11:30-12:30)**
Chair: **K. Kubo**
(Chiba Univ.)

Lunch

13:00-15:00 Poster Session (Room 501, 502, 511/512, 5F)

**Area 8: Advanced
Material Synthesis
and Crystal Growth
Technology**

**Area 7: Photonic
Devices and Device
Physics**

**Area 4: Advanced
Memory Technology**

**Area 2:
Characterization and
Materials
Engineering for
Interconnect
Integration**

**Area 1: Advanced
Gate Stack/Si
Processing Science**

**Area 9: Physics and
Applications of Novel
Functional Materials
and Devices**

A-5: Nanowires and
Nanotubes I
(15:15-16:15)
Chairs: T. Fukui
(Hokkaido
Univ.)
Y. L. Foo
(Inst. of
Materials
Research &
Engineering)

B-5: Quantum-dot
Lasers
(15:15-16:30)
Chairs: M. Sugawara
(Fujitsu Labs.)
K. Komori
(AIST)

C-5: ReRAM
(15:15-16:25)
Chairs: Y. Ohji
(Renesas)
I. Asano
(Elpida)

D-5: Emerging
Interconnect
(15:15-16:15)
Chairs: T. Yoda
(Toshiba)
T. Tatsumi
(SONY)

E-5: Junction I
(15:15-16:35)
Chairs: B. Mizuno
(UJT Inc.)
H. Hwang
(Gwangju Inst.
of Sci. & Tech.)

F-5: Device Reliability
and Characterization
(15:15-16:35)
Chairs: Y. Kamakura
(Osaka Univ.)
J. C. S. Woo
(UCLA)

J-5: High-k Dielectrics
I
(15:15-16:35)
Chairs: Y. Tsunashima
(Toshiba)
T. Nabatame
(ASET)

15:15 A-5-1 (Invited)
ZnO Nanorods for
Electronic Nanodevice
Applications
G. C. Yi, W. I. Park,
J. Yoo, H. J. Kim and
C. H. Lee, *POSTECH,
Korea*

15:15 B-5-1 (Invited)
Self-Assembled
Quantum Dots:
Engineered Gain
Medium
S. Oktyabrsky,
M. Yakimov,
J. Van Eerden and
V. Tokranov,
*State Univ. of New
York at Albany, USA*

15:15 C-5-1 (Invited)
Mechanisms of
Resistance Switching
Memory Effect in
Oxides
M. Kawasaki, *Tohoku
Univ., Japan*

15:15 D-5-1 (Invited)
Si Nano-photonics for
LSI on-chip Optical
Interconnection
K. Nishi, J. Fujikata,
H. Yamada, T. Ishi,
M. Nakada, K. Nose,
M. Mizuno,
M. Fukaiishi, Y. Urino
and K. Ohashi,
NEC Corp., Japan

15:15 E-5-1
Atmospheric In-situ
Arsenic-Doped SiGe
Selective Epitaxial
Growth for Raised
Extension NMOSFET
T. Ikuta,
Y. Miyanami,
S. Fujita, H. Iwamoto
and S. Kadomura,
Sony Corp., Japan

15:15 F-5-1 (Invited)
Simulation of Atomic
Scale Effects and
Fluctuations in Nano-
Scale CMOS
A. Asenov,
A. R. Brown, G. Roy,
C. Alexander and
A. Martinez, *Univ. of
Glasgow, UK*

15:15 J-5-1
Plasma Nitridation of
HfO₂ Enabling a 0.9
nm EOT with High
Mobility for a Gate
First MOSFET
P. D. Kirsch¹,
M. Quevedo-lopez²,
S. A. Krishnan³,
C. Krug³,
F. S. Aguirre⁴,
R. M. Wallace⁴,
B. H. Lee¹ and
R. Jammy¹, ¹IBM,
²Texas Instruments,
³SEMATECH and
⁴UT-Dallas, Usa

Room 411/412 (A)

15:45 A-5-2
Arrangement of Catalyst Islands at Surface Atomic Steps toward Position Control of Nanowires
H. Hibino, K. Tateno and Y. Watanabe, *NTT Corp., Japan*

16:00 A-5-3

Exciton and biexciton emissions from single GaAs quantum dots in (Al,Ga)As nanowires
H. Sanada, H. Gotoh, K. Tateno and H. Nakano, *NTT Corp., Japan*

Room 413 (B)

15:45 B-5-2 (Invited)
Fabrication of Sb-based QDs for Long-wavelength VCSELs
N. Yamamoto¹, K. Akahane¹, S. Gozu¹, A. Ueta¹, N. Ohtani² and M. Tsuchiya¹, ¹NICT and ²Doshisha Univ., Japan

Room 414/415 (C)

15:45 C-5-2
Low Power Operation of Non-volatile Hafnium Oxide Resistive Memory
H. Y. Lee¹, P. S. Chen², C. C. Wang¹, S. Maikap¹, P. J. Tzeng¹, C. H. Lin¹, L. S. Lee¹ and M. J. Tsai¹, ¹Industrial Technology Research Inst. and ²Ming Shin Univ. of Science & Technology, Taiwan

16:05 C-5-3

SiO_x/B-SiC/Si MIS Resistive Memory Devices Formed by One- and Two-Stage Oxidation of B-SiC
M. Shouji, T. Nagashima and Y. Suda, *Tokyo Univ. of Agriculture and Technology, Japan*

Room 416/417 (D)

15:45 D-5-2 (Invited)
3D System Integration: Enabling Technologies and Applications
P. Ramm, *Fraunhofer IZM, Germany*

Room 418 (E)

15:35 E-5-2
Self-Heating Induced Germanium Outdiffusion and Non-Local Channel Degradation in the Strained-Si/SiGe N-MOSFET subjected to Channel Hot-Electron Stress
T. W. H. Phua¹, D. S. Ang², C. H. Tung³ and C. H. Ling¹, ¹National Univ. of Singapore, ²Nanyang Technological Univ. and ³Inst. of Microelectronics, Singapore

15:55 E-5-3

Ni(alloy)-germanosilicide contact technology for Si1-xGex (x=0.20-0.5) junctions
K. L. Pey^{1,2}, L. Jin¹, W. K. Choi^{1,3}, H. P. Yu¹, D. A. Antoniadis^{1,4}, E. A. Fitzgerald^{1,4}, D. Z. Chi⁵ and D. M. Isaacson^{1,4}, ¹SMA, ²Nanyang Technological Univ., ³National Univ. of Singapore, ⁴MIT and ⁵IMRE, Singapore

16:15 E-5-4

Impacts of Si Crystal Orientation on NiSi Silicided Junction Leakage Induced by Anisotropic Ni Migration
M. Tsuchiaki¹ and A. Nishiyama¹, *Toshiba Corp., Japan*

Room 419 (F)

15:45 F-5-2
Improvement of Device Characteristics Variation by using a Body-Bias Controlling Technology Based on a Hybrid Trench Isolated SOI
Y. Maki, Y. Hirano, M. Tsujiuchi, T. Iwamatsu, O. Ozawa, T. Ipposhi and Y. Inoue, *Renesas Technology Corp., Japan*

16:05 F-5-3

3D Statistical Simulation of Gate Leakage Fluctuations Due to Combined Interface Roughness and Random Dopants
S. Markov¹, A. R. Brown¹, B. Cheng¹, G. Roy¹, S. Roy¹ and A. Asenov¹, *Univ. of Glasgow, UK*

Room 501 (G)**Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

15:35 J-5-2
Excellent Leakage Current of Crystallized Silicon-Doped HfO₂ Films Down to Sub-nm EOT
K. Tomida, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

15:55 J-5-3

Spatial Fluctuation of Electrical properties in Hf-Silicate Film Observed with Scanning Capacitance Microscopy
Y. Naitou^{1,4}, A. Ando¹, H. Ogiso², S. Kamiyama³, Y. Nara³, H. Watanabe⁴ and K. Yasutake⁴, ¹AIST NeRI, ²AIST-Advanced Manufacturing Research Inst., ³Selete and ⁴Osaka Univ., Japan

16:15 J-5-4

Mechanism of Threshold Voltage Reduction and Hole Mobility Enhancement in pMOSFETs Employing Sub-Innm EOT HfSiON by Use of Substrate Fluorine Ion Implantation
S. Inumiya¹, A. Uedono², S. Miyazaki³, S. Ohtsuka¹, T. Matsuki¹, T. Wada¹, T. Aoyama¹, K. Yamada⁴ and Y. Nara¹, ¹Selete, ²Univ. of Tsukuba, ³Hiroshima Univ. and ⁴Waseda Univ., Japan

Break**Break**

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 7: Photonic Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics			Area 5: Advanced Circuits and Systems	Area 1: Advanced Gate Stack / Si Processing Science
Area 9: Physics and Applications of Novel Functional Materials and Devices									
A-6: Nanowires and Nanotubes II (16:30-18:00) Chairs: K. Matsumoto (Osaka Univ.) Y. Awano (Fujitsu Labs.)	B-6: Quantum Optical Devices (16:45-18:00) Chairs: L. Lester (Univ. of New Mexico) T. Usuki (Univ. of Tokyo)	C-6: Flash Memory I (16:45-17:55) Chairs: Y. Yamauchi (Sharp) Y. Shimamoto (Hitachi Ltd.)	D-6: Assembly and Packaging (16:25-17:45) Chairs: S. H. Brongersma (IMEC) D. Y. Yoon (Seoul National Univ.)	E-6: Junction II (16:45-17:45) Chairs: B. Mizuno (UJT Inc.) H. Fukutome (Fujitsu Labs.)	F-6: Device Fluctuation Analysis (16:45-18:05) Chairs: D. Hisamoto (Hitachi Ltd.) Y. Momiyama (Fujitsu)			I-6: Analog Circuit Techniques (16:45-18:05) Chairs: H. Kobayashi (Gunma Univ.) T. Komuro (Agilent Technologies International Japan)	J-6: Interface Properties of Ge (16:45-17:45) Chairs: K. Shiraishi (Univ. of Tsukuba) A. Sakai (Nagoya Univ.)
16:30 A-6-1 (Invited) Probing Carbon Nanostructures Growth Mechanism Using an in-situ UHVTEM Y. L. Foo, <i>Inst. of Materials Research and Engineering, Singapore</i>	16:45 B-6-1 (Invited) Single-photon Generator for Telecom Applications T. Usuki ¹ , K. Takemoto ² , S. Hirose ² , M. Takatsu ² , T. Miyazawa ¹ , Y. Sakuma ³ , N. Yokoyama ² and Y. Arakawa ¹ , ¹ Univ. of Tokyo, ² Fujitsu Labs. and ³ NIMS, Japan	16:45 C-6-1 (Invited) Future Outlook of Floating Gate Flash Memory F. Arai, <i>Toshiba Corp., Japan</i>	16:25 D-6-1 Real-time observation of Hydrogen Plasma Reflow Process with Lead-free Solder Pastes S. Nishi ¹ , E. Higurashi ¹ , T. Suga ¹ , T. Hagihara ² , T. Takeuchi ² , Y. Shingai ² , S. Yamagata ³ , R. Katoh ³ and K. Arase ³ , ¹ Univ. of Tokyo, ² Shinko Seiki Co., Ltd. and ³ Senju Metal Industry Co., Ltd., Japan	16:45 E-6-1 Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates H. Itokawa ¹ , H. Akutsu ¹ , A. Nomachi ¹ , H. Oono ² , T. Iinuma ¹ and K. Suguro ¹ , ¹ Semiconductor Company, Toshiba Corp. and ² Toshiba Corp., Japan	16:45 F-6-1 NBTI Improvement under Highly Compressive Contact Etching Stop Layer (CESL) for 45nm Node CMOS and Beyond C. T. Huang, L. S. Jeng, W. H. Hung, S. F. Ting, K. H. Lee, M. L. Tseng, O. Cheng and C. W. Liang, <i>United Microelectronics Corp., Taiwan</i>			16:45 I-6-1 (Invited) A Practical, Systematic, Simple Method to Evaluate Speed/Bandwidth Potential of CMOS Processes for Analog Design and Related Practical Considerations K. Hadidi, <i>Urmia Univ., Iran</i>	16:45 J-6-1 Quantitative Evaluation of Interface Trap Density in Ge-MIS Interfaces N. Taoka ¹ , K. Ikeda ² , Y. Yamashita ² , N. Sugiyama ² and S. Takagi ^{1,3} , ¹ MIRAI-ASRC, ² MIRAI-ASET and ³ Univ. of Tokyo, Japan
17:00 A-6-2 High-Sensitive and Label-Free Detection of Biomolecules Using Single-Walled Carbon Nanotube Modified Microelectrodes J. Okuno ¹ , K. Maehashi ¹ , K. Matsumoto ¹ , K. Kerman ² , Y. Takamura ² and E. Tamiya ² , ¹ Osaka Univ. and ² JAIST, Japan			16:45 D-6-2 The Reliability Characteristics of Wafer-Level Chip-Scale Package under Various Current Stressing H. Y. Kung ^{1,3} , S. H. Chen ² , Y. S. Lai ³ , E. Jahja ¹ and W. K. Yeh ¹ , ¹ National Univ. of Kaohsiung, ² Tung Fang Inst. of Technology and ³ Advanced Semiconductor Engineering, Inc., Taiwan	17:05 E-6-2 A Novel Laser Annealing Process for Advanced CMOS with Suppressed Gate Depletion and Ultra-shallow Junctions A. Shima ¹ , T. Mine ¹ , L. Feng ² , X. Wang ² , Y. Wang ² and K. Torii ¹ , ¹ Hitachi, Ltd. and ² Ultratech Inc., Japan	17:05 F-6-2 NBT Stress Induced Anomalous Drain Current Instability in HfSiON pMOSFETs Arising from Bipolar Charge Trapping C. J. Tang ¹ , H. C. Ma ¹ , C. T. Chan ¹ , T. Wang ¹ and H. C. Wang ² , ¹ National Chiao Tung Univ. and ² TSMC, Taiwan			17:05 I-6-2 Fabrication of SiO ₂ /Ge MIS structures by plasma oxidation of ultrathin Si films grown on Ge H. Kumagai ¹ , M. Shichijo ¹ , H. Ishikawa ¹ , T. Hoshii ¹ , S. Sugahara ¹ , Y. Uchida ² and S. Takagi ¹ , ¹ Univ. of Tokyo and ² Teikyo Univ. of Science and Technology, Japan	

Room 411/412 (A)**17:15 A-6-3**

Electric properties of single-walled carbon nanotube film field effect transistors with various work function electrodes: a comparison between pristine and potassium-encapsulated nanotubes
H. Maki¹, S. Suzuki², T. Sato¹ and K. Ishibashi³, ¹Keio Univ., ²NTT Corp. and ³RIKEN, Japan

17:30 A-6-4

DNA Aptamer-Based Biosensing of Immunoglobulin E Using Carbon Nanotube Field-Effect Transistors
T. Katsura¹, K. Maehashi¹, K. Matsumoto¹, K. Kerman², Y. Takamura² and E. Tamiya², ¹Osaka Univ. and ²JAIST, Japan

17:45 A-6-5

Surface Potential Measurement of Carbon Nanotube FETs using Kelvin Probe Force Microscopy
T. Umesaka¹, H. Ohnaka¹, Y. Ohno^{1,2}, S. Kishimoto¹, K. Maezawa¹ and T. Mizutani¹, ¹Nagoya Univ. and ²PRESTO, Japan

Room 413 (B)**17:15 B-6-2**

Wavelength Tunable (1.55 μm Region) InAs/InGaAsP/InP (100) Quantum Dots in Telecom Laser Applications
R. Nötzel, S. Anantathanasarn, P. J. van Veldhoven, F. W. M. van Otten, T. J. Eijkemans, Y. Barbarin, E. A. J. M. Bente, T. du Vries, E. Smalbrugge, E. J. Geluk, Y. S. Oei, M. K. Smit and J. H. Wolter, *Eindhoven Univ. of Technology, The Netherlands*

17:30 B-6-3

Novel Quantum Dot 3-section Superluminescent Diode
Y.C. Xin¹, A. Martinez¹, T. A. Saiz¹, T. Nilsen^{1,2}, A. L. Moscho¹, Y. Li¹, A. Gray⁴, A. Vahktin³ and L. F. Lester¹, ¹Univ. of New Mexico, ²Univ. of Science and Technology, ³Southwest Sciences, Inc. and ⁴Zia Laser, Inc., USA

17:45 B-6-4

MBE Growth of High Power Quantum Dot Superluminescent LEDs
S. K. Ray, T. L. Choi, K. M. Groom, H. Y. Liu, M. Hopkinson and R. A. Hogg, *Univ. of Sheffield, UK*

Room 414/415 (C)**17:15 C-6-2**

An Advanced Air Gap Process for MLC flash memories reducing Vth interference and realizing high reliability.
K. Tsukamoto, T. Murata, T. Fukumura, F. Ohta, T. Yoshitake, S. Shimizu, Y. Ikeda, K. Asai, M. Shimizu and O. Tsuchiya, *Renesas Technology Corp., Japan*

17:35 C-6-3

Very Low Bit Error Rate in Flash Memory using Tunnel Dielectrics formed by Kr/O₂/NO Plasma Oxynitridation
T. Suwa¹, H. Takahashi¹, Y. Kumagai¹, G. Fujita¹, A. Teramoto¹, S. Sugawa¹ and T. Ohmi¹, *Tohoku Univ., Japan*

Room 416/417 (D)**17:05 D-6-3**

65nm Node Transistor Characteristic Evaluation Technology for Assembly Stress and Assembly Stress Relaxation Design
K. Takemura, M. Takahashi, H. Sano, K. Koike, Y. Itoh and H. Hirano, *Matsushita Electric, Japan*

17:25 D-6-4

Millions-Pins Direct Bonding of Cu Electrodes and Feasibility of SAB Method with Ultrathin Adhesive Layer for Wafer-Scale Bumpless Interconnect
A. Shigetou, T. Itoh and T. Suga, *Univ. of Tokyo, Japan*

Room 418 (E)**17:25 E-6-3**

Dopant-atom distribution measurement at p-n junctions on wet-prepared Si(111):H surfaces by scanning tunneling microscopy
M. Nishizawa, L. Bolotov and T. Kanayama, *MIRAI-ASRC-AIST, Japan*

Room 419 (F)**17:25 F-6-3**

Impact of Silicon Film Thickness on LF Noise in SOI Devices
L. Zafari, J. Jomaah and G. Ghibaudo, *IMEP, France*

Room 501 (G)**Room 502 (H)****Room 511/512 (I)****17:15 I-6-2**

A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
Y. Masui, T. Yoshida, M. Sasaki and A. Iwata, *Hiroshima Univ., Japan*

17:35 I-6-3

Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-Noise Reduction Techniques
T. Yoshida, N. Ishida, M. Sasaki and A. Iwata, *Hiroshima Univ., Japan*

Small Auditorium (J)**17:25 J-6-3**

Strong Fermi-level Pinning of Wide Range of Work-function Metals at Valence Band Edge of Germanium
T. Nishimura, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

18:30-20:30 Rump Session (Room 501, Room 502)

18:30-20:30 Rump Session (Room 501, Room 502)

POSTER SESSION (13:00-15:00, Room 501, 502, 511/512)

P1 Advanced Gate Stack / Si Processing Science (28 Papers)

P-1-1

Suppression of Leakage Current and Moisture Absorption of La_2O_3 films with Ultraviolet Ozone Post Treatment
Y. Zhao, K. Kita, K. Kyuno and A. Toriumi, *Univ. of Tokyo, Japan*

P-1-2

Dielectric Constant Behavior of Oriented Tetragonal Zr-Si-O System
T. Ino, Y. Kamimuta, M. Koyama and A. Nishiyama, *Toshiba Corp. Japan*

P-1-3

Interface Layer Control at $\text{Y}_2\text{O}_3/\text{Ge}$ by N_2 and O_2 Annealing on Ge(100) and Ge(111) Surfaces
H. Nomura, K. Kita, T. Nishimura and A. Toriumi, *Univ. of Tokyo, Japan*

P-1-4

Non-crystalline Stable Gate Dielectrics for Advanced Nano-Cmos Devices
G. Lucovsky¹, S. Lee¹ and J. Lüning², ¹North Carolina State Univ. and ²Stanford Synchrotron Radiation Lab., USA

P-1-5

Hf and N Release from HfSiON in High-Temperature Annealing Induced by Oxygen Incorporation
T. Matsuki, S. Inumiya, N. Mise, T. Eimori and Y. Nara, *Semiconductor Leading Edge Technologies, Inc., Japan*

P-1-6

Epitaxial High-K Oxide Metal Gate MOSFETs: Damascene CMP Process Integration and Electrical Results
R. Endres, Y. Stefanov and U. Schwalke, *Darmstadt Univ. of Technology, Germany*

P-1-7

Impact of PVD-based In-situ Fabrication Method for Metal/High-k Gate Stacks
S. Horie¹, T. Minami², N. Kitano², M. Kosuda², H. Watanabe¹ and K. Yasutake¹, ¹Osaka Univ. and ²Canon ANELVA Corp., Japan

P-1-8

Investigation of Inversion C-V Reconstruction for Long-Channel MOSFETs with Leaky Dielectrics using Intrinsic Input Resistance Approach
W. Lee¹, P. Su¹, K. W. Su², C. S. Chiang² and S. Liu², ¹National Chiao Tung Univ. and ²Taiwan Semiconductor Manufacturing Company, Taiwan

P-1-9

Behavior of Local Charge Trapping Sites in $\text{La}_2\text{O}_3\text{-Al}_2\text{O}_3$ Composite Films under Constant Voltage Stress
T. Sago, A. Seko, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, *Nagoya Univ., Japan*

P-1-10

Improvement of mobility and NBTI reliability in MOSFETs with ALD-Si-nitride/ SiO_2 stack dielectrics and P^+ -poly Si gate
S. Zhu¹, A. Nakajima¹, T. Ohashi² and H. Miyake², ¹Hiroshima Univ. and ²Elpida Memory Inc., Japan

P-1-11

Near Surface Oxide Trap Density Profiling in NO and Remote Plasma Nitrided Oxides in Nano-Scale MOSFETs, Using Multi-Temperature Charge Pumping Technique: No+ vs. Oxide Processing
Y. Son¹, C. K. Baek², B. Kim², I. S. Han¹, T. G. Goo¹, H. D. Lee¹ and D. M. Kim², ¹Chungnam National Univ. and ²Korea Inst. for Advanced Study, Korea

P-1-12

Ultra-thin Oxide Lifetime Projection and Comparison of nFET and pFET for 90nm/65nm Application
C. L. Lin, T. Kao, J. P. Chen, J. Shieh and K. C. Su, *United Microelectronics Corp. (UMC), Taiwan*

P-1-13

Theoretical Simulation of Dielectric Breakdown by Molecular Dynamics and Tight-Binding Quantum Chemistry Method
Z. Zhu¹, A. Chutia¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, H. Takaba¹, M. Kubo^{1,2}, C. A. Del Carpio¹, P. Selvam³ and A. Miyamoto^{1,3}, ¹Tohoku Univ., ²PRESTO-JST and ³NICHE, Tohoku Univ., Japan

P-1-14

Electrical characteristic improvement of high-k gated MOS device by nitridation treatment using plasma immersion ion implantation (PIII)
K. S. Chang-Liao¹, P. H. Tsai¹, H. Y. Kao¹, T. K. Wang¹, S. F. Huang², W. F. Tsai² and C. F. Ai², ¹National Tsing Hue Univ. and ²Inst. of Nuclear Energy Research, Taiwan

P-1-15

Effect of Gate Oxide Thickness Uniformity on the Characteristics of Three-dimensional Transistors
H. J. Cho, T. Y. Kim, Y. S. Kim, S. A. Jang, S. R. Lee, K. Y. Lim, M. G. Sung, J. H. Kim, S. W. Oh, T. W. Jung, T. K. Oh, Y. T. Hwang, Y. H. Kim, H. S. Yang and J. W. Kim, *Hynix Semiconductor Inc., Korea*

P-1-16

Precise Extraction of Metal Gate Work Function from Bevel Structures
A. Kuriyama^{1,3,4}, O. Faynot¹, L. Brévard¹, A. Tozzo¹, L. Clerc¹, J. Mitard^{1,2}, V. Vidal^{1,2}, S. Deleonibus¹, S. Cristoloveanu³ and H. Iwai⁴, ¹CEA-LETI, ²STMicroelectronics, ³IMEP and ⁴Tokyo Tech, France

P-1-17

Work Function Modulation Using Thin Interdiffused Metal Layers for Dual Metal-Gate Technology
A. E. Lim¹, W. S. Hwang¹, X. P. Wang¹, D. L. Kwong² and Y. C. Yeo¹, ¹National Univ. of Singapore and ²Inst. of Microelectronics, Singapore

P-1-18

Ta/Mo Stack Dual Metal Gate Technology Applicable to Gate-First Processes
T. Matsukawa, Y. X. Liu, K. Endo, M. Masahara, K. Ishii, H. Yamauchi, J. Tsukada and E. Suzuki, *National Inst. Adv. Ind. Sci. and Technol., Japan*

P-1-19

Nitrogen Induced Extrinsic States (NIES) in Effective Work Function Instability of TiNx/SiO_2 and TiNx/HfO_2 Gate Stacks
C. S. Lai¹, J. C. Wang², S. C. Yang¹, J. Y. Wong¹ and S. K. Peng¹, ¹Univ. of Chang Gung and ²Nanya Technology Corp. Taiwan

P-1-20

Physical and Electrical Characteristics of HfN Metal Gate Electrode Synthesized by Post-Rapid Thermal Annealing-assisted MOCVD
Y. Wang¹, T. Nabatame² and Y. Shimogaki¹, ¹Univ. of Tokyo and ²MIRAI-ASET, Japan

P-1-21

Composition Dependence of Work Function in Metal (Ni, Pt)-Germanide Gate Electrodes
D. Ikeno, K. Furumai, H. Kondo, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, *Nagoya Univ., Japan*

P-1-22

Stress-Relaxation Process during Post-Annealing in SGOI Formed by H^+ Irradiation and Oxidation-Induced Ge Condensation
M. Tanaka¹, T. Sadoh¹, K. Matsumoto², T. Enokida³ and M. Miyao¹, ¹Kyushu Univ., ²SUMCO Corp. and ³Fukuryo Semicon Engineering Corp., Japan

P-1-23

Microscopic Mechanism of Oxygen Transport during Thermal Silicon Oxidation
H. Kageshima¹, M. Uematsu¹, T. Akiyama² and T. Ito², ¹NTT Basic Research Labs. and ²Mie Univ., Japan

P-1-24

Low-Leakage-Current Ultra-thin SiO_2 Film by Low-Temperature Neutral Beam Oxidation
T. Ikoma¹, C. Taguchi¹, S. Fukuda¹, K. Endo², H. Watanabe³ and S. Samukawa¹, ¹Tohoku Univ., ²AIST and ³Osaka Univ., Japan

P-1-25

Rate-Limiting Reaction of Layer-by-Layer Oxidation on Si(001) Surfaces: Dependence on the First Oxide Layer Growth Kinetics
S. Ogawa and Y. Takakuwa, *Tohoku Univ., Japan*

P-1-26

Xe Preamorphization Implantation for Transient Enhanced Diffusion Suppression of As in Ge Substrate
T. Fukunaga, K. Hosawa, T. Hosoi and K. Shibahara, *Hiroshima Univ., Japan*

P-1-27

Low Leakage Current and Low Resistivity p+n Diodes on Si(110) Fabricated by Ga^+/B^+ Combination I/I and Low Temperature Annealing
H. Imai, A. Teramoto, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

P-1-28

Effects of CF₃I Plasma for Reducing UV Irradiation Damage in Dielectric Film Etching Processes
Y. Ichihashi^{1,2}, Y. Ishikawa¹, R. Shimizu², H. Mizuhara², M. Okigawa² and S. Samukawa¹, ¹Tohoku Univ. and ²Sanyo Electric Co., Ltd., Japan

P2

Characterization and Materials Engineering for Interconnect Integration (19 Papers)

P-2-1

Formation of Mesoporous Pure Silica Zeolite Film
T. Seo¹, T. Yoshino², N. Hata² and T. Kikkawa^{1,2}, ¹Hiroshima Univ. and ²National Inst. of Advanced Industrial Science and Technology, Japan

P-2-2

Pure-Silica Zeolite Films Prepared by a Vapor Phase Transport Method
Y. Cho¹, K. Kohmura² and T. Kikkawa¹, ¹Hiroshima Univ. and ²Mitsui Chem., Japan

P-2-3

Thermally Stable Carbon-Doped Silicon Oxide Films Deposited at Room Temperature
K. Yamaoka, H. Kato, D. Tsukiyama, Y. Yoshizako, Y. Terai and Y. Fujiwara, *Osaka Univ., Japan*

P-2-4

Comparison of the Planarization Technologies for the Next Generation
I. Kobata¹, Y. Wada¹, Y. Toma², T. Suzuki², A. Koderu², K. Tokushige¹, A. Fukunaga¹ and M. Tsujimura¹, ¹Ebara Corporation and ²Ebara Research Co., Ltd., Japan

P-2-5

Application of Double Polishing Pad for Shallow Trench Isolation Chemical Mechanical Polishing Process
Y. J. Seo and S. W. Park, *Daebul Univ., South Korea*

P-2-6

Analyses of Interface Adhesion between Cu and SiCN Etch Stop Layers by Nanoindentation and Nanoscratch Tests
S. Y. Chang and Y. S. Lee, *National Chung Hsing Univ., Taiwan*

P-2-7

Characterization of pore sealing effect on trench sidewalls in porous low-k films by vapor adsorption in-situ spectroscopic ellipsometry
N. Hata¹, K. Koga², K. Sumiya², S. Takada¹, M. Tada², Y. Kawamoto² and T. Kanayama¹, ¹MIRAI-ASRC-AIST and ²CASMAT, Japan

P-2-8

Anisotropic mechanical characterization of Cu single crystals and thin films
S. Shimizu, N. Kojima and J. Ye, *NISSAN ARC, Ltd., Japan*

P-2-9

Ag diffusion in Low-K material (SiOC and BCN) and its challenges using as an interconnection
M. K. Mazumder, R. Moriyama, C. Kimura, H. Aoki and T. Sugino, *Osaka Univ., Japan*

P-2-10

Relationship between structure and conductance of nanometer-sized iridium contacts
M. Ryu¹ and T. Kizuka^{1,2}, *Univ. of Tsukuba and ²JST, Japan*

P-2-11

Effectiveness of Titanium and Carbon capping layer in NiSi formation with Ni film deposited by Atomic Layer Deposition
C. M. Yang, S. W. Yun, J. B. Ha, K. I. Na, H. I. Cho, H. B. Lee, J. H. Jeong, S. H. Hahm, S. H. Kong and J. H. Lee, *Kyungpook National Univ. Korea*

P-2-12

A Study of Relationship of Wafer Breakage vs. Wafer Edge Analysis
S. H. Chen¹, S. L. Chen² and W. K. Yeh³, ¹Tung Fang Institute of Technology, ²National United Univ. and ³National Univ. of Kaohsiung, Taiwan

P-2-13

Characterization of Void in Bonded SOI Wafers by Controlling Coherence Length of Near-Infrared Microscope
N. Ajari, J. Uchikosi, T. Hirokane, K. Arima and M. Morita, *Osaka Univ., Japan*

P-2-14

Evaluation of Alignment Accuracy for Wafer Bonding Using Moiré Technique
C. Wang and T. Suga, *Univ. of Tokyo, Japan*

P-2-15

Sub-Atmospheric Chemical Vapor Deposition Process for Chip-to-Wafer 3-Dimensional Integration
H. Kikuchi, Y. Yamada, A. M. Ali, T. Fukushima, T. Tanaka and M. Koyanagi, *Tohoku Univ. Japan*

P-2-16

A Low Temperature Process of Bonding Fine Pitch Au/Sn Bumps in Air
Y. H. Wang¹, K. Nishida², M. Hutter³, T. Kimura² and T. Suga¹, ¹Univ. of Tokyo, ²National Inst. for Materials Science and ³Fraunhofer IZM, *Japan*

P-2-17

Finite element analysis of nanometer-scale contact for low temperature bonding
T. Higashino and T. Suga, *Univ. of Tokyo, Japan*

P-2-18

Low Temperature Interconnection of Cu Micro-bump on Polyimide and Ni/Au Film by Surface Activated Flip Chip Method
Z. Xu and T. Suga, *Univ. of Tokyo, Japan*

P-2-19

Impacts of Layout Dimensions and Ambient Temperatures on Silicon Based On-Chip RF Interconnects
M. C. Tang¹, Y. K. Fang¹, W. K. Yeh² and R. L. Wang³, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³National Kaohsiung Marine Univ., *Taiwan*

P3
CMOS Devices / Device Physics

(26 Papers)

P-3-1

An Efficient Mobility Enhancement Engineering on 65nm FUSI CMOSFETs using a Second CESL Process
C. M. Lai¹, Y. K. Fang¹, C. T. Lin¹, W. K. Yeh², C. W. Hsu², C. H. Hsu³, L. W. Chen³ and M. Ma³, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³United Microelectronics Corp., *Taiwan*

P-3-2

Monte Carlo Simulation of Band-to-band Tunneling in Silicon Devices
Z. L. Xia, G. Du, Y. C. Song, J. Wang, X. Y. Liu, J. F. Kang and R. Q. Han, *Peking Univ., China*

P-3-3

Local Strained Channel nMOSFETs by Different Poly-Si Gate and SiN Capping Layer Thicknesses: Mobility, Simulation, Size Dependence, and Hot Carrier Stress
Y. J. Lee¹, C. H. Fan², W. Y. Lin³, C. C. Wan², B. R. Huang³, W. L. Yang², T. S. Chao⁴ and D. S. Chuu², ¹National Nano Device Lab., ²Feng Chia Univ. and ³Department of Electronic Engineering, National Yunlin Univ. of Science and Technology, *Taiwan*

P-3-4

Characterization of Subthreshold Behavior of Narrow-Channel SOI nMOSFET with Additional Side-Gate Electrodes
K. Okuyama, K. Yoshikawa and H. Sunami, *Hiroshima Univ. Japan*

P-3-5

Gate Capacitance Analysis of Multi-finger MOSFETs for RF Applications
H. Aoki and M. Shimasue, *MODECH Inc., Japan*

P-3-6

Characteristics of Poly-Si Nanowire Thin Film Transistors with Double-Gated Structures
C. J. Su¹, H. C. Lin^{1,2}, C. C. Hung¹, H. H. Tsai¹, Y. J. Lee² and T. Y. Huang¹, ¹National Chiao Tung Univ. and ²National Nano Device Labs., *Taiwan*

P-3-7

A New 1200V PT-IGBT with Protection Circuit employing the Lateral IGBT and Floating p-well Voltage Sensing Scheme
I. H. Ji¹, Y. H. Choi¹, B. C. Jeon¹, S. C. Lee², S. S. Kim², K. H. Oh², C. M. Yun² and M. K. Han¹, ¹Seoul National Univ. and ²Fairchild Semiconductor Korea, *Korea*

P-3-8

Efficient Improvement on Device Performance for sub-90nm SOI CMOSFETs
C. T. Lin¹, Y. K. Fang¹, C. M. Lai¹, W. K. Yeh², C. W. Hsu², C. H. Hsu³, L. W. Chen³ and M. Ma³, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³United Microelectronics Corp., *Taiwan*

P-3-9

Multiband Simulation of Quantum Electron Transport in Nano-Scale Devices Based on Non-Equilibrium Green's Function
H. Fitriawan, S. Souma, M. Ogawa and T. Miyoshi, *Kobe University, Japan*

P-3-10

Effect of Mobility Degradation and Supply Voltage on NBTI Induced Drain Current Degradation
J. F. Chen¹, D. H. Yang¹, C. Y. Lin² and S. Y. Wu², ¹National Cheng Kung Univ. and ²Taiwan Semiconductor Manufacturing Company, *Taiwan*

P-3-11

Impact of Source/Drain Si_{1-x}Cy Stressors on the Silicon-on-Insulator NMOSFETs
J. Huang, W. C. Wang, J. W. Fan and S. T. Chang, *National Chung Hsing Univ. Taiwan*

P-3-12

An Analysis of Layout and Temperature Effects on Magnetic-Coupling Factor, Resistive-Coupling Factor, and Power Gain Performances of RF Transformers for RFIC Applications
Y. S. Lin, C. C. Chen, Y. R. Tzeng and H. B. Liang, *National Chi-Nan Univ. Taiwan*

P-3-13

Modeling of Drain Bias Dependence on Threshold Voltage Shift Under Negative Gate Bias Stress of a-Si: H TFTs
H. Y. Tseng, K. Y. Chiang and C. P. Kung, *Industrial Technology Research Institute (ITRI), Taiwan*

P-3-14

A New SOI Lateral Insulated Gate Bipolar Transistor and Lateral Diode employing the Separated Schottky Anode for a Power Integrated Circuit
I. H. Ji, Y. H. Choi, M. W. Ha and M. K. Han, *Seoul National Univ., Korea*

P-3-15

Impacts of LP-SiN Capping Layer and Lateral Diffusion of interface Trap on Hot Carrier Stress of NMOSFETs
C. Y. Lu¹, C. S. Lu¹, Y. L. Hsieh¹, Y. J. Lee², H. C. Lin^{1,2} and T. Y. Huang¹, ¹National Chiao Tung Univ. and ²National Nano Device Labs., *Taiwan*

P-3-16

Effects of Strained Layers on Zener Tunneling in Silicon Nanostructures
H. Minari and N. Mori, *Osaka Univ., Japan*

P-3-17

A New Statistical Evaluation Method for the Variation of MOSFETs
S. Watabe, S. Sugawa, A. Teramoto and T. Ohmi, *Tohoku Univ., Japan*

P-3-18

A Novel Self Aligned Design Adapted Gate All Around (SADAGAA) MOSFET including two stacked Channels : A High Co-Integration Potential
R. Wacquez^{1,2,3}, R. Cerutti¹, P. Coronel¹, A. Cros¹, D. Fleury¹, A. Pouydebasque⁴, J. Bustos¹, S. Harrison⁴, N. Loubet¹, S. Borel³, D. Lenoble¹, D. Delille⁴, F. Leverd¹, F. Judong¹, MP. Samson^{1,3}, N. Vuillet^{1,3}, B. Guillaumot^{1,3}, T. Ernst³, P. Masson² and T. Skotnicki¹, ¹ST Microelectronics, ²IMT Technipôle Château Gombert and ³LETI, *France*

P-3-19

Characterization of RF LDMOS Transistors with Different Layout Structures
H. H. Hu¹, K. M. Chen², G. W. Huang², C. Y. Chang¹, Y. C. Lu³, Y. C. Yang³ and E. Cheng³, ¹National Chiao Tung Univ., ²National Nano Device Labs. and ³United Microelectronics Corp., *Taiwan*

P-3-20

Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors
C. Y. Chen¹, J. W. Lee², W. C. Chen³, H. Y. Lin³, K. L. Yeh³, P. H. Lee¹, M. S. Shieh¹, S. D. Wang¹ and T. F. Lei¹, ¹National Chiao Tung Univ., ²National Nano Device Labs. and ³Toppoly Optoelectronics Corp., *Taiwan*

P-3-21

N-Type Extended Drain Silicon Controlled Rectifier ESD Protection Device with High Latchup Immunity for High Voltage Operating I/O Application
Y. J. Seo¹ and K. H. Kim², ¹Daebul Univ. and ²MagnaChip Semiconductor Ltd., *Korea*

P-3-22

Strain Efficiency Enhancement with Stress Intermedium Engineering (SIE) for Sub-65nm CMOS Scaling
H. M. Chen, C. C. Huang, J. R. Hwang, C. Y. Chang, Y. M. Sheu, M. Y. Yang, C. K. Wen, S. C. Chen, H. J. Tao and F. L. Yang, *Taiwan Semiconductor Manufacturing Company, Taiwan*

P-3-23

Empirical Model of Phonon-Limited Electron Mobility for Ultra-Thin Body SOI MOS-FET
T. Yamamura, S. Sato and Y. Omura, *Kansai Univ., Japan*

P-3-24

Re-examination of 1/f Noise in FD-SOI for Practical Usage of Analog Circuits
A. Kumar, Y. Domae, N. Miura, T. Okamura, H. Komatsubara, Y. Kita and J. Ida, *Okai Electric Industry Co. Ltd., Japan*

P-3-25

Ultra-Narrow Silicon Nanowire (~ 3 nm) Gate-All-Around MOSFETs
N. Singh, Y. F. Lim, S. C. Rustagi, L. K. Bera, A. Agarwal, G. Q. Lo, N. Balasub and D. L. Kwong, *Inst. of Microelectronics, Singapore*

P-3-26

Hot-Carrier Reliability Improvement in Submicron High-Voltage DMOS Transistors
J. F. Chen¹, J. R. Lee¹, K. M. Wu¹, Y. K. Su¹, H. C. Wang¹, Y. C. Lin² and S. L. Hsu², ¹National Cheng Kung Univ. and ²Taiwan Semiconductor Manufacturing Company, *Taiwan*

P4
Advanced Memory Technology

(12 Papers)

P-4-1

Technology of Ferroelectric Thin Film Formation with Large Coercive Field for Future Scaling Down of Ferroelectric Gate FET Memory Device
I. Takahashi, T. Isogai, K. Azumi, M. Hirayama, A. Teramoto, S. Sugawa and Y. Ohmi, *Tohoku Univ., Japan*

P-4-2

FinFET NAND Flash with Nitride/Si Nanocrystal/Nitride Hybrid Trap Layer
J. D. Choe¹, S. H. Lee¹, J. J. Lee¹, E. S. Cho¹, Y. Ahn¹, B. Y. Choi¹, S. K. Sung¹, J. No¹, I. Chung², K. Park¹ and D. Park¹, ¹Samsung Electronics Co. and ²Sungkyunkwan Univ., *Korea*

P-4-3

2-Bit Lanthanum Oxide Trapping Layer Nonvolatile Flash Memory
Y. H. Lin, T. Y. Yang, C. H. Chien and T. F. Lei, *National Chiao Tung Univ., Taiwan*

P-4-4

A Novel NAND Flash Technology with Selective Epitaxial Growth Plug Structure for the Improvement in HV Transistor Breakdown Voltage
S. Jeon, C. Kang, U. Roh, C. Lee, Y. Shin, J. Sim, J. Kim, J. Sel, Y. Jeong, W. Jung, J. Choi and K. Kim, *Samsung Electronic Co., Ltd., Korea*

P-4-5

Ultra Low Operation Current Lateral Phase-Change Memory
Y. Yin, D. Niida, N. Higano, A. Miyachi, H. Sone and S. Hosaka, *Gunma Univ., Japan*

P-4-6

Lateral and vertical magnetic interaction in a submicron-sized Fe monolayer and a Fe/Au/Fe trilayer ring structure
M. Kohda¹, K. Takagi¹, T. Miyawaki¹, K. Toyoda¹, A. Fujita¹ and J. Nitta^{1,2}, ¹Tohoku Univ. and ²CREST-JST, *Japan*

P-4-7

Low Current Reversible Resistive Switching in Bismuth Titanate Deposited by Electron Cyclotron Resonance Sputtering
Y. Jin, H. Shinjima and M. Shimada, *NTT Microsystem Integration Labs., Japan*

P-4-8

Resistive Switching Properties of SrZrO₃-based Memory Films
C. C. Lin¹, B. C. Tu¹, C. C. Lin¹, C. H. Lin² and T. Y. Tseng¹, ¹National Chiao Tung Univ. and ²Winbond Electronics Corp., *Taiwan*

P-4-9

Thermal properties of NiO_y resistor practically free from the 'forming' process
K. Kinoshita, C. Yoshida, H. Aso, M. Aoki and Y. Sugiyama, *Fujitsu Labs. Ltd., Japan*

P-4-10

Resistance Switching Characteristics of Binary Metal Oxides
I. S. Park, K. R. Kim and J. Ahn, *Hanyang Univ., Korea*

P-4-11

Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
H. Jeong, Y. S. Lee, S. Kang, I. H. Park, W. Y. Choi, H. Shin, J. D. Lee and B. G. Park, *Seoul National Univ., Korea*

P-4-12

Cost-Effective and Highly Reliable 6F2 Multi-Gigabit DRAM in 60nm Technology Node for Low Power and High Performance Applications
D. Ha, J. H. Kim, T. H. An, S. S. Lee, S. H. Jang, S. H. Kim, M. S. Kang, M. Y. Sim, W. T. Park, D. H. Han, S. M. Jeon, J. W. Park, S. H. Kim, S. H. Kwon, Y. G. Kim, Y. J. Choi, M. S. Sim, C. H. Cho, M. M. Jeong, T. W. Lee, G. Jin, W. S. Lee and B. I. Ryu, *Samsung Electronics Co., Ltd., Korea*

**P5
Advanced Circuits and Systems**

(10 Papers)

P-5-1

Hardware Architecture for Pseudo-2D Hidden-Markov-Model-Based Face Recognition System Employing Laplace Distribution Functions
Y. Suzuki and T. Shibata, *Univ. of Tokyo, Japan*

P-5-2

Binocular Range Image Sensor LSI with Fully Parallel Stereo Correlation Processing
T. Yoshida, K. Ono and Y. Arima, *Kyushu Inst. of Technology, Japan*

P-5-3

A Novel Vision Chip for High-Speed Target Tracking
W. Miao, Q. Lin and N. Wu, *Chinese Academy of Sciences, China*

P-5-4

Image-Scan Video Segmentation Architecture and FPGA Implementation
T. Morimoto, H. Adachi, K. Yamaoka, K. Awane, T. Koide and H. J. Mattausch, *Hiroshima Univ., Japan*

P-5-5

An Edge Cache Memory Architecture for Early Visual Processing VLSIs
Ö. Öztürk and T. Shibata, *Univ. of Tokyo, Japan*

P-5-6

A Hardware-Implementation-Friendly PCNN for Analog Image-Feature-Generation Circuits
J. Chen and T. Shibata, *Univ. of Tokyo, Japan*

P-5-7

A Double-Feedback Voltage-Control-Oscillator
H. M. Chen¹, S. H. Lee² and S. L. Jang², *¹Lunghwa Univ. of Science and Technology and ²National Taiwan Univ. of Science and Technology, Taiwan*

P-5-8

Design of Cartesian Feedback Loop Linearization Chip for UHF band Using 0.6µm Bi-CMOS Technology
M. S. Kang, Y. J. Chong, S. J. You and T. J. Chung, *ETRI, Korea*

P-5-9

Optimization on Layout Structures of LTPS TFTs for On-Panel ESD Protection Design
C. K. Deng¹, M. D. Ker¹, J. Y. Chung¹ and W. T. Sun², *¹National Chiao-Tung Univ. and ²AU Optronics Corp., Taiwan*

P-5-10

Low Power Spin-Transfer MRAM Writing Scheme with Selective Word Line Bootstrap
T. Sugimura, T. Sakaguchi, T. Fukushima, T. Tanaka and M. Koyanagi, *Tohoku Univ. Japan*

P6
Compound Semiconductor Circuits, Electron Devices and Device Physics

(9 Papers)

P-6-1

A 77GHz T/R MMIC One-Chip Set Fabricated by a 0.15µm GaAs mHEMT Technology
D. M. Kang, J. Y. Hong, J. Y. Shim, H. S. Yoon and K. H. Lee, *ETRI, Korea*

P-6-2

Broadband 60 GHz Power Amplifier MMIC with Excellent Gain-Flatness
W. J. Chang¹, H. G. Ji¹, J. W. Lim¹, H. K. Ahn¹, H. Kim¹ and S. H. Oh², *¹ETRI and ²Chungnam National Univ., Korea*

P-6-3

Influence of T-gate shape on the device characteristics in SiN-assisted 0.12µm AlGaAs/InGaAs PHEMT
H. Ahn, J. W. Lim, H. G. Ji, W. J. Chang, J. K. Mun and H. Kim, *ETRI, Korea*

P-6-4

Auger Effect of Hole Accumulation on Characteristics of InAlAs/InGaAs HEMTs
H. Taguchi, H. Murakami, M. Oura, T. Iida and Y. Takanashi, *Tokyo Univ. of Science, Japan*

P-6-5

Pt Buried Gate E-pHEMT with High V_{G,ON} and Reduced Surface Trap Effects
K. Jang¹, G. Seol¹, S. Kim¹, J. Her¹, J. Lee² and K. Seo¹, *¹Seoul National Univ. and ²Theleds Co., Ltd., Korea*

P-6-6

Direct Calculation of Source Parasitic Resistance in AlGaAs/GaAs HEMTs
H. Saito, S. Ito and M. Kuzuhara, *Univ. of Fukui, Japan*

P-6-7

Highly-Stable Thermal Characteristics of a High Electron-Mobility Transistor with a Novel In_{0.3}Ga_{0.7}As_{0.99}N_{0.01}(Sb) Dilute Channel
K. H. Su¹, W. C. Hsu¹, C. S. Lee², Y. S. Lin³, P. J. Hu¹, R. S. Hsiao^{4,5}, T. W. Chi⁴ and J. Y. Chi⁴, *¹National Cheng-Kung Univ. ²Feng Chia Univ. ³National Dong Hwa Univ. ⁴National Chiao-Tung Univ. and ⁵Industrial Technology Research Inst., Taiwan*

P-6-8

The GaN based HEMT and Schottky diode with filed plate technology for DC/DC converter
W. K. Wang, Y. J. Chang, C. K. Lin, C. H. Lin and Y. J. Chan, *National Central Univ. Taiwan*

P-6-9

A Size-Dependent Equivalent-Circuit Model of High Performance Near-Ballistic-Transport Photodiode
Y. S. Wu, D. M. Lin, F. H. Huang, W. Y. Chiu, J. W. Shi and Y. J. Chan, *National Central Univ., Taiwan*

**P7
Photonic Devices and Device Physics**

(20 Papers)

P-7-1

Lock-in pixel using a Current-assisted photonic demodulator Implemented in 0.6µm Standard CMOS
W. Van der Tempel, D. Van Nieuwenhove, R. Grootjans and M. Kuijk, *Vrije Univ. Brussel, Belgium*

P-7-2

AlGaIn UV-B Photodetectors on AlN/sapphire template
H. Jianga and T. Egawa, *Nagoya Inst. of Technology, Japan*

P-7-3

Development of Flexible Electrochromic Device with Thin Film Configuration
H. Yoshimura, T. Sakaguchi and N. Koshida, *Tokyo Univ. of Agriculture and Technology, Japan*

P-7-4

Effect of Temperature on the Bandwidth and Responsivity of Uni-Traveling-Carrier and Modified Uni-Traveling-Carrier Photodiodes
D. H. Jun, J. H. Jang and J. I. Song, *GIST, Korea*

P-7-5

The Fabrication of the Double Ring Resonators Semiconductor Laser
M. C. Shih¹, S. C. Wang¹, C. W. Liang¹ and M. H. Weng², *¹National Univ. of Kaohsiung and ²National Nano Device Labs., Taiwan*

P-7-6

AlGaIn Ultraviolet Metal-Semiconductor-Metal Photodetectors with Low-Temperature-Grown Cap Layers
S. J. Chang¹, M. H. Wu¹, H. Hung¹, Y. C. Lin¹, H. Kuan², R. M. Lin³ and C. H. Chen⁴, *¹National Cheng Kung Univ., ²Far East College, ³Chang Gung Univ. and ⁴Cheng Shiu Univ., Taiwan*

P-7-7

Inverted GaN p-i-n photodiodes with a buried p⁺/n⁺⁺ tunneling junction
M. L. Lee², J. K. Sheu², W. C. Lai², S. C. Shei³ and S. J. Chang², *¹Southern Taiwan Univ. of Technology, ²National Cheng Kung Univ. and ³National Univ. of Tainan, Taiwan*

P-7-8

Optical constants of beta-FeSi₂ film on Si substrate obtained from transmittance and reflectance data and origin of Urbach-tail
H. Kakemoto¹, T. Higuchi², H. Shibata³, S. Wada¹ and T. Tsurumi¹, *¹Tokyo Tech, ²Tokyo Univ. of Science and ³National Inst. of Advanced Industrial Science and Technology, Japan*

P-7-9

Improved Device Characteristics of InGaAsN Photodetectors Using MIMS Structure
Y. K. Su, W. C. Chen, R. W. Chuang, S. H. Hsu and B. Y. Chen, *National Cheng Kung Univ., Taiwan*

P-7-10

Effects of Transparent Conductive Layers on Characteristics of InGaN-Based Green Resonant-Cavity Light-Emitting Diodes
S. Y. Huang¹, R. H. Horng¹, W. K. Wang¹, T. E. Yu¹, P. R. Lin¹ and D. S. Wu^{1,2}, *¹National Chung Hsing Univ. and ²National Formosa Univ., Taiwan*

P-7-11

High Reliable Nitride Based LEDs with Internal ESD Protection
C. F. Shen¹, S. J. Chang¹, S. C. Shei², C. S. Chang³, W. S. Chen¹, T. K. Ko¹ and Y. Z. Chiou⁴, *¹National Cheng Kung Univ., ²National Univ. of Tainan, ³Epitech Technology Corp. and ⁴Southern Taiwan Univ. of Technology, Taiwan*

P-7-12

Design and Characterization of 1 by 128 Linear Arrays of Sensitivity Improved InGaAs/InP NIR Photodetector
Y. C. Jo¹, H. J. Song¹, H. Kim¹ and P. Choi², *¹KETI and ²Kyungpook National Univ., Korea*

P-7-13

Junction Temperature and Thermal Resistance Measurement in High-Power Light Emitting Diodes Using A Real-Time Diode Forward Voltage Sampling Technique
S. J. Wang¹, T. M. Chen^{1,2}, K. M. Uang², S. L. Chen¹, D. M. Kuo¹, H. Y. Kuo¹, B. W. Liou² and S. H. Yang³, *¹National Cheng Kung Univ., ²Wu-Feng Inst. of Technology, and ³National Kaohsiung Univ., Taiwan*

P-7-14

Enhancement of Carrier Confinement by the Multiquantum Barriers in Blue InGaN/GaN Multiple Quantum Well Light-emitting Diodes
J. C. Wang, H. T. Shen and T. E. Nee, *Chang Gung Univ., Taiwan*

P-7-15

Effect of Residual Stress in Thin Films on the Radiation Spectrum of a Semiconductor Laser
H. Miura, T. Kawauchi, K. Suzuki and M. Sasaki, *Tohoku Univ., Japan*

P-7-16

Photodiode Model for CMOS Image Sensor SPICE Simulation
W. J. Chiang, H. C. Chen and Y. C. King, *National Tsing Hua Univ., Taiwan*

P-7-17

Characterization of the ZnO metal-semiconductor-metal ultraviolet photodetectors with Au contact electrodes
S. J. Young¹, L. W. Ji², S. J. Chang¹, Y. K. Su¹ and X. L. Du³, *¹National Cheng Kung Univ., ²National Formosa Univ. and ³Chinese Academy of Sciences, Taiwan*

P-7-18

High electrical stress influence on reliability characteristics of polarization-induced GaN-InGaN MQW LEDs
J. S. Jang¹ and H. H. Lee²,
¹Korea Univ. and ²PAL, Korea

P-7-19

Ultraviolet Random Laser Action of Nano-structured Zinc Oxide
F. I. Lai¹, W. C. Chen², S. Y. Kuo² and C. P. Cheng³,
¹Ching Yun Univ., ²National Applied Research Labs. and ³National Taiwan Normal Univ., Taiwan

P-7-20

Mechanism investigation of chlorine-treated InGaN/GaN light-emitting diodes
P. S. Chen and C. T. Lee,
National Cheng Kung Univ., Taiwan

P8

Advanced Material Synthesis and Crystal Growth Technology
(21 Papers)

P-8-1

Optical Properties of InGaN/GaN Light Emitting Diodes Grown by Pulsed-Trimethylindium-Flow Process
T. H. Hsueh¹, J. K. Sheu¹, W. C. Lai¹, Y. T. Wang², H. C. Kuo² and S. C. Wang²,
¹National Cheng Kung Univ. and ²National Chiao Tung Univ., Taiwan

P-8-2

Polarization field effect on the electrical and electronic band characteristics at the interface between metal and strained GaN/InGaN layer
J. S. Jang¹, S. R. Jeon², M. C. Jung³, H. J. Shin³ and H. H. Lee³,
¹Korea Univ., ²KOPTI and ³PAL, Korea

P-8-3

Characteristic comparison of GaN grown on patterned sapphire substrates following growth time
D. H. Kang, J. C. Song, B. Y. Shim, E. A. Ko, D. W. Kim and C. R. Lee,
Chonbuk National Univ., Korea

P-8-4

Efficient stress relief in GaN heteroepitaxy on Si(111) using various metal buffer
E. A. Ko, D. W. Kim, B. Y. Shim, I. W. Lee and C. R. Lee,
Chonbuk National Univ., Korea

P-8-5

Electroabsorptive Properties of InGaAs/InAlAs Five-Layer Asymmetric Coupled Quantum Well (FACQW)
T. Arakawa¹, K. Takimoto¹, S. Miyazaki¹, K. Yamaguchi¹, N. Haneji¹, J. H. Noh² and K. Tada³,
¹Yokohama National Univ., ²Yokogawa Electric Corp. and ³Kanazawa Inst. of Technology, Japan

P-8-6

Photoluminescence characterization of type II Zn_{0.97}Mn_{0.03}Se/ZnSe_{0.92}Te_{0.08} multiple-quantum-well structures
J. J. Shiu¹, W. L. Chen¹, D. Y. Lin¹, C. S. Yang² and W. C. Chou²,
¹National Changhua Univ. of Education and ²National Chiao Tung Univ., Taiwan

P-8-7

Growth of III-V epitaxial material on Si Substrates for high-speed electronic applications
G. L. Luo¹, Y. C. Hsieh², T. H. Yang² and E. Y. Chang²,
¹National Nano Devices Labs. and ²National Chiao Tung Univ., Taiwan

P-8-8

Self-assembled GaN nano-column grown on Si(111) substrate using Au+Ga alloy seeding method by MOCVD
B. Y. Shim, E. A. Ko, J. C. Song, D. H. Kang, D. W. Kim, I. H. Lee and C. R. Lee,
Chonbuk National Univ., Korea

P-8-9

The Influence of Carbon Content on Material and Field Emission Properties of Nanowires Self-synthesized from Sputter-deposited WCx Films
R. M. Ko, S. J. Wang, C. H. Chen, W. C. Tsai, Y. C. Kuo, C. L. Chang and Z. F. Wen,
National Cheng Kung Univ., Taiwan

P-8-10

A Novel Method for the Preparation of Si Nanowires
R. Lin¹, H. C. Lin^{1,2}, J. Y. Yang¹, S. W. Shen¹ and C. J. Su²,
¹National Nano Device Labs. and ²National Chiao Tung Univ., Taiwan

P-8-11

In situ High-Resolution Transmission Electron Microscopy of Deformation of Multi-walled Carbon Nanometer-sized capsules
R. Kato¹, K. Asaka¹, K. Miyazawa² and T. Kizuka^{1,3},
¹Univ. of Tsukuba, ²National Inst for Materials Science and ³JST, Japan

P-8-12

Enlargement of Crystal-Grains in Thin Silicon Films Using Continuous-Wave Laser Irradiation
S. Fujii, S. Kuroki, K. Kotani and T. Ito,
Tohoku Univ., Japan

P-8-13

Kinetic Monte Carlo (KMC) Modeling for Boron Diffusion in Strained Silicon
Y. K. Kim, K. S. Yoon and T. Won,
Inha Univ., Korea

P-8-14

Ab-initio Study on Energy Barrier for Neutral Indium Migration in a Silicon Substrate
K. S. Yoon, C. O. Hwang and T. Won,
Inha Univ., Korea

P-8-15

Moisture-Barrier Properties of Carbon-coated Silicon Oxide Films
W. R. Chen¹, H. M. Guo², T. H. Meen¹, K. H. Wu², F. S. Juang¹ and C. J. Huang³,
¹National Formosa Univ., ²Southern Taiwan Univ. of Technology and ³National Univ. of Kaohsiung, Taiwan

P-8-16

TiO₂ nanocrystal prepared by ALD system at elevated temperature
C. H. Lin, C. C. Wang, P. J. Tzeng, S. Maikap, H. Y. Lee, L. S. Lee and M. J. Tsai,
Industrial Technology Research Inst., Taiwan

P-8-17

Synthesis of Au/TiO₂ Core-Shell Nanoparticles from TTIP and Thermal Resistance Effect of TiO₂ Shell
H. Kwon, Y. Lim and Y. Yu,
Chonbuk National Univ., Korea

P-8-18

Electrical Characteristics and Preparation of (Ba_{0.5}Sr_{0.5})TiO₃ Ferroelectric Films by Spray Pyrolysis and Rapid Thermal Annealing
H. S. Koo¹, M. Chen², H. K. Ku³ and T. Kawai¹,
¹Osaka Univ., ²Ming Hsin Univ. of Science and Technology and ³Fortune Inst. of Technology, Japan

P-8-19

Photoluminescence Characteristics of YAG:Ce Phosphor by Sol-Gel Method
H. W. Choi, S. K. Lee, J. H. Cha¹ and K. H. Kim,
Univ. of Kyungwon, Korea

P-8-20

Development of Accelerated Large-Scale Electronic Structure Calculation Program for Designing of Rare Earth Phosphors
A. Endou¹, H. Onuma¹, C. Lv¹, A. Govindasamy¹, H. Tsuboi¹, M. Koyama¹, H. Takaba¹, M. Kubo², C. A. del Carpio¹ and A. Miyamoto¹,
¹Tohoku Univ. and ²PRESTO, Japan

P-8-21

Study of the Improved Conductivity of Indium-tin Oxide Films Cosputtered with Zinc Oxide at Room Temperature from Thermal Degradations
D. S. Liu¹, C. H. Lin¹, C. S. Sheu¹ and C. T. Lee²,
¹National Formosa Univ. and ²National Cheng Kung Univ., Taiwan

P9

Physics and Applications of Novel Functional Materials and Devices
(13 Papers)

P-9-1

Effects of Thermal Effusivity in Nanocrystalline Porous Silicon on Long-Term Operation of Thermally Induced Ultrasonic Emission
Y. Watabe¹, Y. Honda¹ and N. Koshida²,
¹Matsushita Electric and ²Tokyo Univ. of Agriculture and Technology, Japan

P-9-2

Mechanical Properties of Nanometer-sized Fullerene C₆₀ Whiskers Studied by In situ High-Resolution Transmission Electron Microscopy
R. Kato¹, K. Asaka¹, K. Miyazawa² and T. Kizuka^{1,3},
¹Univ. of Tsukuba, ²National Inst. for Materials Science and ³JST, Japan

P-9-3

Theoretical Study on the Electronic and Structural Properties of p-Type Transparent Conducting Metal Oxides
C. Lv¹, X. Wang¹, A. Govindasamy¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, H. Takaba¹, M. Kubo^{1,2}, C. A. del Carpio¹, P. Selvam¹ and A. Miyamoto¹,
¹Tohoku Univ. and ²PRESTO, Japan

P-9-4

Field Emission Improvement from Pillar Array of Aligned Carbon Nanotubes
C. P. Juan^{1,2}, K. C. Lin², R. L. Lai², J. Y. Yang³ and H. C. Cheng²,
¹St. John's Univ., ²National Chiao Tung Univ. and ³National Nano Device Lab., Taiwan

P-9-5

Macroscopic Model of Current-induced Magnetic Switching Effect in Pseudo-spin-valve Structure
M. Ren, L. Zhang, J. Hu, H. Deng and P. Chen,
Tsinghua Univ., China

P-9-6

Electrical Characterization of Carbon Nanowalls
M. Ura¹, W. Takeuchi², Y. Tokuda², M. Hiramatsu³, H. Kano⁴ and M. Hori¹,
¹Nagoya Univ., ²Aichi Inst. of Technology, ³Meijo Univ. and ⁴NU Eco-Engineering Corp., Japan

P-9-7

Optical Properties of Size-Controlled Porous Nanostructures Formed on n-InP (001) Substrates by Electrochemical Process
T. Fujino, T. Sato and T. Hashizume,
Hokkaido Univ., Japan

P-9-8

Development of a Thermal Conductivity Prediction Simulator of Lattice Vibration for Semiconductor, Insulator and Conduction Electron for Metal
H. Tsuboi¹, C. Arunabhirun¹, Z. Zhu¹, C. Lv¹, M. Koyama¹, A. Endou¹, H. Takaba¹, M. Kubo^{1,2}, C. A. del Carpio¹ and A. Miyamoto¹,
Tohoku Univ. and ²PRESTO, Japan

P-9-9

Local Characterization of Photovoltage on Polycrystalline Silicon Solar Cells by KFM with Piezo-resistive Cantilever
M. Takihara¹, T. Igarashi¹, T. Ujihara² and T. Takahashi¹,
¹Univ. of Tokyo and ²Nagoya Univ., Japan

P-9-10

A Spin Drag Effect in Temperature Dependence of Spin-Polarized Electron Mobilities
Y. Takahashi¹, Y. Sato², F. Hirose¹ and H. Kawaguchi^{2,3},
¹Yamagata Univ., ²CREST and ³Nara Inst. of Science and Technology, Japan

P-9-11

Hybrid simulation of the RF-SET and its charge sensitivity analysis
M. Manoharan¹, H. Mizuta^{1,2} and S. Oda^{1,2},
Tokyo Tech and ²SORST-JST, Japan

P-9-12

Electrical Characteristics and Preparation of Nanostructured Pb(Zr_{0.5}Ti_{0.5})O₃ Ferroelectric Films by Spray Pyrolysis
M. Chen¹, H. S. Koo², Y. Hotta² and T. Kawai²,
¹Ming-Hsin Univ. of Science and Technology and ²Osaka Univ., Taiwan

P-9-13

A transmission-type radio-frequency single-electron transistor (RF-SET) with an in-plane-gate SET (IPG-SET)
Y. S. Yu¹, E. S. Kim¹, C. H. Lee¹, S. H. Kim¹, S. H. Son^{2,3}, S. W. Hwang^{2,3} and D. Ahn³,
¹Hankyong National Univ., ²Korea Univ. and ³Univ. of Seoul, Korea

P10
Organic Materials
Science, Device Physics,
and Applications

(20 Papers)

P-10-1

High Efficiency White Organic Light-Emitting Diodes with Double-Doped in a Single Emissive Layer
S. H. Su¹, C. C. Hou¹, W. C. Cheng¹, J. F. Li², R. S. Shieh¹ and M. Yokoyama¹, ¹I-Shou Univ. and ²National Chung Cheng Univ., Taiwan

P-10-2

Fabrication of color-stable organic light-emitting devices by utilizing incomplete energy transform
C. S. Huang, Y. K. Su and B. T. Wu, *National Cheng Kung Univ., Taiwan*

P-10-3

Effect of SnDP(HPB)₂ as Hole Blocking Layer in OLED
D. E. Kim¹, B. S. Kim¹, W. S. Kim², O. K. Kwon¹, B. J. Lee² and Y. S. Kwon¹, ¹Dong-A Univ. and ²Inje Univ., Korea

P-10-4

Theoretical Study on the Photophysical Properties of an Efficient Sensitizer for Nanocrystalline TiO₂-Based Solar Cells
A. Govindasamy¹, C. Lv¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, H. Takaba¹, C. A. Del Carpio¹, M. Kubo^{1,2} and A. Miyamoto¹, ¹Tohoku Univ. and ²JST-PRESTO, Japan

P-10-5

Dye Sensitization Effect on Photocurrent Generation of Porphyrin-Polythiophene Composite Films
K. Sugawa¹, K. Kakutani¹, T. Akiyama¹, S. Yamada¹, K. Takechi², T. Shiga², M. Motohiro², H. Nakayama³ and K. Kohama³, ¹Kyushu Univ., ²Toyota Central R&D Labs., Inc. and ³Toyota Motor Corp., Japan

P-10-6

Thermo Effects on the Novel Soft Electronic Substrates
H. H. Yu¹, M. C. Tseng¹, K. C. Hwang¹ and S. J. Hwang², ¹National Formosa Univ. and ²National United Univ., Taiwan

P-10-7

A Low Voltage Memory (~2V) Based on Polystyrene for Printable Electronics
C. C. Chang, H. T. Lin, Z. Pei, W. M. Lou, C. A. Jong and Y. J. Chan, *ITRI, Taiwan*

P-10-8

The Measurement of Electrical Conduction of Self-Assembled Viologen Derivatives Using Scanning Tunneling Microscopy
N. S. Lee¹, H. K. Shin², D. J. Qian³ and Y. S. Kwon¹, ¹Dong-A Univ., ²Pohang Univ. of Science and Technology and ³Fudan Univ., Korea

P-10-9

Effect of Oxygen Contents on the Property of Hydrophobic Thin Films Deposited on Flexible Substrates Using Plasma-enhanced CVD
D. S. Liu¹, C. Y. Wu¹, B. W. Huang¹ and C. T. Lee², ¹National Formosa Univ. and ²National Cheng Kung Univ., Taiwan

P-10-10

Synchrotron Radiation Studies of the Orientation of Thin Silicon Phthalocyanine Dichloride Film on HOPG Substrate
D. Juzhi^{1,2}, T. Sekiguchi¹, Y. Baba¹ and N. Hirao¹, ¹Japan Atomic Energy Agency and ²China Univ. of Tech., Japan

P-10-11

Reduction of Electrical Damage due to Au/Pentacene Contact Formation by Introducing Ar Gas during Au Evaporation
T. Sawabe¹, K. Okamura¹, T. Miyamoto², M. Nakamura¹ and K. Kudo¹, ¹Chiba Univ. and ²Toray Research Center, Inc, Japan

P-10-12

Elemental analysis of novel organic semiconductor materials for molecular electronics
S. Shcherbyna¹, V. Baranov² and D. K. Bohme¹, ¹York Univ. and ²IBBME, Univ. of Toronto, Canada

P-10-13

Fabrication of Nano-gate Structure Organic Static Induction Transistor using Electron Beam Lithography
M. Fukuda, H. Yamaguchi, M. Iizuka and K. Kudo, *Chiba Univ., Japan*

P-10-14

A Simple Method for Extraction of Contact Resistance in Organic Thin Film Transistor
B. C. Jung and C. K. Song, *Dong-A Univ., Korea*

P-10-15

Analysis of pentacene FET characteristics using a Maxwell-Wagner model
R. Tamura, E. Lim, T. Manaka and M. Iwamoto, *Tokyo Tech, Japan*

P-10-16

Fabrication and Ethanol Vapor Treatment of Magnesium Phthalocyanine Field Effect Transistor
K. Shinbo, T. Akazawa, H. Ikarashi, Y. Ohdaira, K. Kato and F. Kaneko, *Niigata Univ., Japan*

P-10-17

Full-swing Pentacene Organic Inverter with Long-channel Driver and Short-channel Load
C. A. Lee, D. W. Park, K. D. Jung, J. D. Lee and B. G. Park, *Seoul National Univ., Korea*

P-10-18

Physical Properties and Fabricating Technology of Novel Type Resist for Color Filter in TFT LCD
P. C. Pan, H. C. Wu, H. S. Koo and T. Kawai, *Osaka Univ., Japan*

P-10-19

Fabrication of vertical organic light emitting transistor using thin-film ZnO
H. Yamauchi, M. Iizuka and K. Kudo, *Chiba Univ., Japan*

P-10-20

Significantly Enhancing Luminance of Organic Light-Emitting Diodes (OLEDs) with Doping Iodine and Nitrogen Treatment
S. F. Chen, Y. K. Fang, S. C. Hou, F. S. Lin, C. Y. Lin, S. H. Chang and T. H. Chou, *National Cheng Kung Univ., Taiwan*

P11
Micro/Nano
Electromechanical and
Bio-Systems (Devices)

(9 Papers)

P-11-1

High Performance RF Passive Devices on Plastic Substrates for RFIC Application
B. F. Hung, C. C. Chen, H. L. Kao and A. Chin, *National Chiao Tung Univ., Taiwan*

P-11-2

Development of a Functional Chromosome Nano-Dissection System Using Porous Anodic Alumina Pattern Chip and AFM Cantilever
D. K. Kim¹, M. Saito¹, Y. S. Kwon² and E. Tamiya¹, ¹JAIST and ²Dong-A Univ., Japan

P-11-3

Effect of Chemical Modification of the Substrate Surface on Lipid Bilayer Formation
T. Isono, H. Tanaka and T. Ogino, *Yokohama National Univ., Japan*

P-11-4

Biosensing with CNx multi-wall carbon nanotubes
H. J. Burch, S. A. Contera, C. N. Toldeo, M. R. Planque, N. Grobert, K. Voitchovsky and J. F. Ryan, *Univ. of Oxford, UK*

P-11-5

Novel process techniques for ISFET/REFET micro chip based on common Si₃N₄ sensing membrane
C. S. Lai, C. E. Lue, C. M. Yang and J. H. Jao, *Chang Gung Univ., Taiwan*

P-11-6

Modulation of the Density of Assembled Gold Nanoparticles and Local Plasmon Coupling Effect on SPR Spectrum Response
X. Li, K. Tamada and M. Hara, *Tokyo Tech, Japan*

P-11-7

Electric Properties in Biofilms Studied by Resonant Auger Electron Spectroscopy
Y. Baba¹, T. Sekiguchi¹, I. Shimoyama¹, K. G. Nath² and N. Hirao¹, ¹Japan Atomic Energy Agency and ²Univ. of Quebec, Japan

P-11-8

Micro molding of three-dimensional metal structure by non-electro plating of photopolymerized resin
T. Yoshimura, S. Maruo and K. Mukai, *Yokohama National Univ., Japan*

P-11-9

High-Quality-Factor and Low-Power-Loss Micromachined RF Bifilar Transformer for UWB RFIC Applications
Y. S. Lin¹, C. C. Chen¹, H. B. Liang¹, T. Wang² and S. S. Lu², *National Chi Nan Univ. and ²National Taiwan Univ., Taiwan*

Friday, September 15

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 10: Organic Materials Science, Device Physics, and Applications		Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack/Si Processing Science
A-7: Novel Devices and Materials I (9:00-10:30) Chairs: H. Mizuta (Tokyo Tech) Y. Suda (Tokyo Univ. of Agriculture & Technology)	B-7: Micro-Optics and Optical Waveguides (9:00-10:30) Chairs: L. Young (Hitachi) S. Nishikawa (Mitsubishi Electric)	C-7: Micro and Nano Fluidics for Biosensing (9:00-10:30) Chairs: Y. Takamura (JAIST) H. Oana (Univ. of Tokyo)	D-7: Molecular Electronics (9:15-10:30) Chairs: T. Someya (Univ. of Tokyo) K. Kato (Niigata Univ.)		F-7: Flash Memory II (9:00-10:20) Chairs: C. Hsu (eMemory Tech.) Y. Yamauchi (Sharp)	G-7: Characterization II (9:00-10:40) Chairs: M. Kodera (Toshiba) M. Matsuura (Renesas)	H-7: Compact Modeling (9:00-10:40) Chairs: A. Asenov (Univ. of Glasgow) K. Kurimoto (Matsushita Electric)	I-7: Novel Materials (9:00-10:15) Chairs: S. Shimomura (Osaka Univ.) D. Iwai (Fujitsu Labs.)	J-7: High-k Dielectrics II (9:00-10:40) Chairs: Y. Nara (Selete) A. Toriumi (Univ. of Tokyo)
9:00 A-7-1 (Invited) Semiconductor Nanowire Devices for Future Logic and Memory B. Yu and M. Meyyappan, <i>NASA Ames Research Center, USA</i>	9:00 B-7-1 (Invited) Optoelectronic Tweezers: Optical Manipulation Using LEDs and Spatial Light Modulators M. C. Wu, <i>Univ. of California Berkeley, USA</i>	9:00 C-7-1 (Invited) Digital Microfluidics for Chemical and Biological Applications R. L. Garrell, <i>Univ. of California Los Angeles, USA</i>			9:00 F-7-1 The incorporation effect of thin Al ₂ O ₃ layers on ZrO ₂ -Al ₂ O ₃ nanolaminates in the composite oxide-high-K-oxide stack for the floating gate flash memory devices M. S. Joo, S. R. Lee, H. Yang, K. Hong, S. A. Jang, J. Koo, J. Kim, S. Shin, M. Kim, S. Pyi, N. Kwak and J. W. Kim, <i>Hynix Semiconductor Inc., Korea</i>	9:00 G-7-1 Late News	9:00 H-7-1 Suppressed short-channel effect of DG-MOSFET and its modeling H. Oka ¹ , R. Tanabe ¹ , N. Sadachika ² , A. Yumisaki ² and M. Miura-Mattausch ² , ¹ <i>Fujitsu Labs., Ltd.</i> and ² <i>Hiroshima Univ., Japan</i>	9:00 I-7-1 Epitaxial growth of La _{0.7} Ba _{0.3} MnO ₃ thin films on SrTiO ₃ and LaAlO ₃ substrates by metal-organic deposition process K. Daoudi, T. Tsuchiya, T. Nakajima, I. Yamaguchi, T. Manabe and T. Kumagai, <i>AIST, Japan</i>	9:00 J-7-1 Optimization of Hafnium Zirconate (HfZrOx) Gate Dielectric for Device Performance and Reliability R. I. Hegde, D. H. Triyoso, S. Kalpat, S. B. Samavedam, J. K. Schaeffer, E. Luckowski, C. Capasso, D. C. Gilmer, M. Raymond, D. Roan, J. Nguyen, L. La, E. Hebert, X. D. Wang, R. Gregory, R. S. Rai, J. Jiang, T. Y. Luo and B. E. White Jr <i>Jr. White, ASTS, USA</i>
9:30 A-7-2 Charge Polarity Dependence of Negative Differential Conductance in Room-Temperature Operating Silicon Single-Charge Transistor M. Kobayashi, K. Miyaji and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	9:30 B-7-2 Novel Opto-Electro Printed Circuit Board with Polynorborene Optical Waveguide M. Fujiwara ^{1,2} , Y. Shirato ¹ , H. Owari ¹ , K. Watanabe ¹ , M. Matsuyama ¹ , K. Takahama ¹ , T. Mori ¹ , K. Miyao ¹ , K. Choki ¹ , T. Fukushima ² , T. Tanaka ³ and M. Koyanagi ² , ¹ <i>Sumitomo Bakelite Co., Ltd.</i> and ² <i>Tohoku Univ., Japan</i>	9:30 C-7-2 DNA Size Separation Employing Quartz Nano-Pillars with Different Allocations R. Ogawa ¹ , N. Kaji ² , S. Hashioka ¹ , Y. Baba ^{2,3} and Y. Horiike ¹ , ¹ <i>NIMS, Nagoya Univ.</i> and ² <i>AIST, Japan</i>			9:20 F-7-2 High-k HfO ₂ /Al ₂ O ₃ nanolaminated charge trapping layers for high performance flash memory device applications S. Maikap ¹ , P. J. Tzeng ¹ , T. Y. Wang ² , C. H. Lin ¹ , H. Y. Lee ¹ , C. C. Wang ¹ , L. S. Lee ¹ , J. R. Yang ² and M. J. Tsai ¹ , ¹ <i>Industrial Technology Research Inst.</i> and ² <i>National Taiwan Univ., Taiwan</i>	9:20 G-7-2 CuAl Alloy Interconnects as a Solution to the Trade-off between Reliability and Defect Density T. Furusawa ¹ , D. Kodama ¹ , H. Miyazaki ¹ , M. Matsumoto ¹ , J. Izumitani ¹ , H. Matsumoto ² , S. Fukui ¹ , K. Hashimoto ¹ , S. Tawa ¹ , Y. Nagaki ² , M. Okada ¹ , K. Tomita ¹ , A. Ishii ¹ , N. Amou ² , K. Mori ¹ , K. Maekawa ¹ , Y. Minoura ³ , N. Suzumura ¹ , K. Honda ¹ , Y. Hirose ¹ and A. Osaki ¹ , ¹ <i>Renesas Technology Corp.</i> , ² <i>Renesas Semiconductor Engineering Corp.</i> and ³ <i>Ltec Corp., Japan</i>	9:20 H-7-2 A Continuous, Explicit Drain-Current Model for Asymmetric Undoped Double-Gate MOSFETs Z. M. Zhu ¹ , X. Zhou ¹ , K. Chandrasekaran ¹ , G. H. See ¹ and S. C. Rustagi ² , ¹ <i>Nanyang Technological Univ.</i> and ² <i>Inst. of Microelectronics, Singapore</i>	9:15 I-7-2 Molecular Dynamics and Quantum Chemical Molecular Dynamics Approach to Design of MgO Protecting Layer in Plasma Display M. Kubo ^{1,2} , H. Kikuchi ¹ , H. Tsuboi ¹ , M. Koyama ¹ , A. Endou ¹ , H. Takaba ¹ , C. A. del Carpio ¹ , H. Kajiyama ³ and A. Miyamoto ¹ , ¹ <i>Tohoku Univ.</i> , ² <i>JST-PRESTO</i> and ³ <i>Univ. of Tokyo, Japan</i>	9:20 J-7-2 Current Transportation Mechanism and Interface States Characterization of Sputtered Gd ₂ O ₃ Gate Dielectrics for ULSI Application W. C. Wu ¹ , C. S. Lai ² , K. T. Wang ¹ , J. C. Wang ³ and T. S. Chao ¹ , ¹ <i>National Chiao Tung Univ.</i> , ² <i>Chang Gung Univ.</i> and ³ <i>Nanya Technology Corp., Taiwan</i>

Room 411/412 (A)

9:45 A-7-3
High-PVCR Si/Si_{1-x}Gex Planer-Type Resonant Tunneling Diode Formed with Phosphorous doped Quadruple-layer Buffer
H. Maekawa, Y. Sano and Y. Suda, *Tokyo Univ. of Agriculture and Technology, Japan*

10:00 A-7-4

High-Density Floating Nanodots Memory Produced by Cage-Shaped Protein
K. Yamada¹, S. Yoshii¹, S. Kumagai¹, A. Miura², Y. Uraoka², T. Fuyuki² and I. Yamashita^{1,2,3},
¹Matsushita Electric, ²Nara Inst. of Science and Technology and ³CREST, Japan

10:15 A-7-5

Tunnel-coupled double nanocrystalline Si quantum dots integrated into a single-electron transistor
Y. Kawata¹, M. Khalafalla¹, K. Usami¹, Y. Tsuchiya^{1,2}, H. Mizuta^{1,2} and S. Oda^{1,2}, ¹Tokyo Tech and ²SORST-JST, Japan

Room 413 (B)

9:45 B-7-3
Micro-Racetrack Notch Filters Based on InGaAsP/InP High Mesa Optical Waveguides
W. S. Choi¹, D. H. Kim¹, S. Khisa¹, W. Zhao², J. W. Bae², I. Adesida² and J. H. Jang¹, ¹Gwangju Inst. of Science and Technology and ²Univ. of Illinois at Urbana Campaign, Korea

10:00 B-7-4

Fabrication Method of Microlens Array Using Oxidized Porous Silicon Bulk Micromachining and PDMS Replication Molding
S. K. Yeon, M. L. Ha and Y. S. Kwon, *KAIST, Korea*

10:15 B-7-5

Photocell system driven by Mechanoluminescence
N. Terasaki, C. N. Xu, Y. Imai and H. Yamada, *AIST, Japan*

Room 414/415 (C)

9:45 C-7-3
Integrated DNA Purification and Detection Device for Diagnosis of Infection Diseases
S. Hashioka¹, R. Ogawa¹, H. Ogawa² and Y. Horiike¹,
¹NIMS and ²Adbic Incorp., Japan

10:00 C-7-4

RNA Trap using Microfluidic Chip with Taper Shaped Channel
K. Ueno¹, W. Nagasaka¹, Y. Tomizawa¹, Y. Nakamori¹, E. Tamiya¹ and Y. Takamura^{1,2},
¹JAIST, and ²PRESTO, Japan

10:15 C-7-5

Manipulation of DNA Molecules in Nanopores by Electric Field for Porous Silicon Based DNA Microarray Applications
R. Yamaguchi¹, K. Ishibashi¹, K. Miyamoto¹, Y. Kimura^{1,2} and M. Niwano^{1,2},
¹Tohoku Univ. and ²CREST, Japan

Room 416/417 (D)

9:45 D-7-2
Fowler-Nordheim Tunneling in Electromigrated Break Junctions with Porphyrin Derivatives
Y. Noguchi, T. Nagase, R. Ueda, T. Kamikado, T. Kubota and S. Mashiko, *National Inst. of Information and Communications Technology, Japan*

10:00 D-7-3

Effect of UV/ozone Treatment on Nanogap Electrodes for Molecular Devices
T. Goto¹, H. Inokawa², K. Sumitomo¹, M. Nagase¹, Y. Ono¹ and K. Torimitsu¹,
¹NTT Corp. and ²Shizuoka Univ., Japan

10:15 D-7-4

Analysis of hole trapping into pentacene FET by Optical Second Harmonic Generation and C-V measurements
E. Lim, T. Manaka, R. Tamura and M. Iwamoto, *Tokyo Tech, Japan*

Room 418 (E)**Room 419 (F)**

9:40 F-7-3
P-SONOS and N-SONOS Transient Current and Field Modeling for Program and Erase
P. Y. Du and J. C. Guo, *National Chiao Tung Univ., Taiwan*

10:00 F-7-4

Lateral Redistribution and Interactive Impacts of Localized Trapped Charges during Retention Baking in SONOS Memory
H. Pang, L. Pan, L. Sun, D. Wu and J. Zhu, *Tsinghua Univ., China*

Room 501 (G)

9:40 G-7-3
Shear Stress Analyses in Chemical Mechanical Planarization Processing with Cu/porous low-k Structure
M. Kodera¹, Y. Mochizuki², A. Fukuda², H. Hiyama² and M. Tsujimura³,
¹Semiconductor Company, Toshiba Corp, ²Ebara Research Corp. and ³Ebara Corp., Japan

10:00 G-7-4

Effects of Oxidizer in Metal CMP Slurry on Open Circuit Potential Change during Metal Polishing
S. Shima, S. Kamioka, S. Yasuda, H. Nagano, Y. Wada, K. Tokushige, A. Fukunaga and M. Tsujimura, *Ebara Corp., Japan*

10:20 G-7-5

Ionic Conduction Leakage Current in Porous Silica Films
Y. Kayaba¹, K. Kohmura² and T. Kikkawa¹,
¹Hiroshima Univ. and ²Mitsui Chemicals, Inc., Japan

Room 502 (H)

9:40 H-7-3
Surface-Potential-Based MOS-Varactor Model for RF Applications
M. Miyake¹, N. Sadachika¹, D. Navarro¹, Y. Mizukane¹, T. Ezaki¹, M. Miura-Mattausch¹, H. J. Mattausch¹, T. Ohguro², T. Iizuka², M. Taguchi², S. Kumashiro² and S. Miyamoto²,
¹Hiroshima Univ. and ²Semiconductor Technology Academic Research Center, Japan

10:00 H-7-4

Using MASTAR as a Pre-SPICE Model Generator for Early Technology Assessment and Circuit Simulation
F. Boeuf¹, M. Sellier¹, B. Duriez², E. Josse¹, A. Pouydebasque², M. Müller², F. Payet¹, B. Borot¹ and T. Skotnicki¹,
¹STMicroelectronics and ²Philips Semiconductor, France

Room 511/512 (I)

9:30 I-7-3
Amorphous CuxGa_{1-x}O film deposition by ultrahigh vacuum radio frequency magnetron sputtering
H. Ishikawa, N. Takeuchi, N. Okuda, T. Takeuchi and Y. Horikoshi, *Waseda Univ., Japan*

9:45 I-7-4

Development of New Calculation Method for Rare Earth Element and Large Scale Electronic Structure Calculation of Blue Phosphor BaMgAl₁₀O₁₇:Eu²⁺
H. Onuma¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, H. Takaba¹, M. Kubo^{1,2}, C. A. del Carpio¹, P. Selvam¹ and A. Miyamoto¹,
¹Tohoku Univ. and ²PRESTO, Japan

10:00 I-7-5

MBE Growth of Gd/Fe Multilayer on GaAs(001)
H. Miyagawa, S. Koshihara, N. Takahashi, N. Tsurumachi, H. Shiraoka, K. Matsushita, S. Nakanishi and H. Itoh, *Kagawa Univ., Japan*

Small Auditorium (J)

9:40 J-7-3
The Effect of Nitrogen on Thermal Diffusion in HfO₂-based Gate Dielectrics
N. Takahashi, T. Yamasaki and C. Kaneta, *Fujitsu Labs. Ltd., Japan*

10:00 J-7-4

The Highly Reliable Evaluation of Mobility in an Ultra Thin High-k Gate Stack with an Advanced Pulse Measurement Method
R. Iijima¹, M. Takayanagi², M. Koyama¹ and A. Nishiyama¹,
¹Toshiba Corp. and ²Semiconductor Company, Toshiba Corp., Japan

10:20 J-7-5

Intrinsic Electronically-Active Defects in Transition Metal Elemental Oxides
G. Lucovsky¹, H. Seo¹, L. B. Fleming¹, M. D. Ulrich¹ and J. Luning², ¹North Carolina State Univ. and ²Stanford Synchrotron Radiation Lab., USA

Break

Break

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack/Si Processing Science
A-8: Novel Devices and Materials II (10:45-12:15) Chairs: Y. Takahashi (Hokkaido Univ.) M. Tabe (Shizuoka Univ.)	B-8: All-Optical Switches (10:45-12:00) Chairs: M. Sugawara (Fujitsu Labs.) M. Tokushima (NEC)	C-8: Nano and Bio Sensors I (10:45-12:15) Chairs: K. Sawada (Toyoashi Univ. of Tech.) S. A. Contera (Univ. of Oxford)	D-8: Organic Transistor I (10:45-12:00) Chairs: K. Kudo (Chiba Univ.) M. Iwamoto (Tokyo Tech)	E-8: GaAs FETs and Process Technologies (10:45-12:15) Chairs: Y. J. Chan (National Chiao Tung Univ.) S. Tanaka (NEC)	F-8: MRAM/PRAM (10:45-12:25) Chairs: Y. Ohji (Renesas) N. Ishiwata (NEC)	G-8: Special Session I ; Reliability (10:45-12:25) Chairs: S. Ogawa (Selete/Matsushita) Y. Hayashi (NEC)	H-8: Advanced Channel and Substrate Technology (10:45-12:25) Chairs: Y. Momiyama (Fujitsu) K. Takeuchi (NEC)	I-8: New Materials (10:45-11:45) Chairs: K. Nishi (NEC) H. Yamaguchi (NTT)	J-8: Metal/High-k CMOS (10:45-12:25) Chairs: Y. Tsunashima (Toshiba) O. Faynot (LETI)
10:45 A-8-1 Electrostatic coupling between two double-quantum dots studied by resonant tunneling current G. Shinkai ^{1,2} , T. Fujisawa ^{1,2} , T. Hayashi ¹ and Y. Hirayama ^{1,3,4} , ¹ NTT Corp., ² Tokyo Tech, ³ Tohoku Univ. and ⁴ SORST-JST, Japan	10:45 B-8-1 40G bit/s NRZ wavelength converter with narrow active waveguides and inverted operation T. Hatta ^{1,2,3} , T. Miyahara ^{1,2} , Y. Miyazaki ^{1,2} , K. Takagi ^{1,2} , K. Matsumoto ^{1,2} , T. Aoyagi ^{1,2} , K. Mishina ³ , A. Maruta ³ and K. Kitayama ³ , ¹ OITDA, ² Mitsubishi Electric Corp. and ³ Osaka Univ. Japan	10:45 C-8-1 (Invited) Microchip based Fabrication of Curved Microstructures like Spider in Nature S. H. Lee, <i>Korea Univ., Korea</i>	10:45 D-8-1 Combined Impact of Field and Carrier Concentration on Charge Carrier Mobilities in Amorphous Organic Thin Films C. Madigan and V. Bulović, <i>MIT, USA</i>	10:45 E-8-1 Enhancement Mode GaAs n-MOSFET with High-k Dielectric M. Yakimov ¹ , V. Tokranov ¹ , R. Kambhampati ¹ , S. Koveshnikov ² , W. Tsai ² , F. Zhu ³ , J. Lee ³ and S. Oktyabrsky ¹ , ¹ State Univ. of New York at Albany, ² Intel Corp. and ³ Univ. of Texas at Austin, USA	10:45 F-8-1 Process Integration of Low-Power and High-Speed 16Mb MRAM using Multi-Layer Yoke Wiring Technology T. Kajiyama ¹ , S. Miura ² , Y. Asao ¹ , T. Ueda ¹ , H. Aikawa ¹ , M. Iwayama ¹ , K. Hosotani ¹ , M. Amano ¹ , M. Yoshikawa ¹ , K. Tsuchida ¹ , S. Ikegawa ¹ , T. Kishi ¹ , M. Shimomura ¹ , K. Shimura ² , N. Ohshima ² , H. Hada ² , A. Nitayama ¹ , S. Tahara ² and H. Yoda ¹ , ¹ Toshiba Corp. and ² NEC Corp., Japan	10:45 G-8-1 (Invited) Challenges of Cu Metallization for 45nm and beyond M. H. Tsai, <i>TSMC, Taiwan</i>	10:45 H-8-1 Strained SiGe-On-Insulator N-MOSFET with Silicon Source/Drain for Drive Current Enhancement G. H. Wang ¹ , E. H. Toh ¹ , K. W. Ang ¹ , C. H. Tung ² , A. Du ² , Y. L. Foo ³ , G. Q. Lo ² , G. Samudra ¹ and Y. C. Yeo ¹ , ¹ National Univ. of Singapore, ² Inst. of Microelectronics and ³ Inst. of Materials Research & Engineering, Singapore	10:45 I-8-1 Fabrication of III-V-O-I (III-V on Insulator) structures on Si using micro-channel epitaxy with a two-step growth technique M. Shichijo, R. Nakane, S. Sugahara and S. Takagi, <i>Univ. of Tokyo, Japan</i>	10:45 J-8-1 Highly scalable and WF-tunable Ni(Pt)Si/SiON TOSI-gate CMOS devices obtained in a CMP-less integration scheme M. Muller ¹ , G. Bidal ² , A. Mondot ² , S. Denorme ² , C. Fenouillet-Beranger ¹ , F. Boeuf ² , D. Aime ² , M. Rafik ² , P. Gouraud ² , T. Kormann ¹ , G. Chabanne ² , A. Zauner ¹ , G. Braeckelmann ³ , S. Bonnetier ³ , D. Barge ¹ , C. Laviron ⁴ , A. Toffoli ⁴ , A. Tarnowka ¹ , S. Pokrant ¹ and T. Skotnicki ² , ¹ Philips Semiconductors, ² STMicroelectronics, ³ Freescale Conductors and ⁴ CEA-LETI, France
11:00 A-8-2 Photo Illumination Effect on Single-Electron-Tunneling Current Through a Thin Bicrystal SOI FET R. Nuryadi ¹ , Z. A. Burhanudin ¹ , R. Yamano ¹ , T. Ishino ¹ , Y. Ishikawa ² and M. Tabe ¹ , ¹ Shizuoka Univ. and ² Univ. of Tokyo, Japan	11:00 B-8-2 Improved Waveguide Structure for All Optical Switches based on Intersubband Transition in II-VI Quantum Wells K. Akita ^{1,2} , R. Akimoto ¹ , T. Hasama ¹ , H. Ishikawa ¹ and Y. Takanashi ² , ¹ National Inst. of Advanced Industrial Science and Technology and ² Tokyo Univ. of Science, Japan	11:00 D-8-2 Electric field distribution in organic field effect transistor evaluated by microscopic second harmonic generation T. Manaka, E. Lim, R. Tamura, D. Yamada and M. Iwamoto, <i>Tokyo Tech, Japan</i>	11:00 E-8-2 Investigation of GaAs MOSFETs with Gate Oxide Grown Using Photoelectrochemical Oxidation Method H. Y. Lee ¹ , Y. F. Lin ¹ , M. Y. Wang ¹ and C. T. Lee ² , ¹ National Formosa Univ. and ² National Cheng Kung Univ., Taiwan	11:05 F-8-2 New Magnetic Nano-Dots Memory with FePt Nano-Dots C. K. Yin ¹ , J. C. Bea ² , M. Murugesan ² , M. Oogane ¹ , T. Fukushima ¹ , T. Tanaka ¹ , K. Natori ³ , M. Miyao ⁴ and M. Koyanagi ¹ , ¹ Tohoku Univ., ² JST, ³ Univ. of Tsukuba and ⁴ Kyusyu Univ., Japan	11:05 H-8-2 Ultra-thin Ge-on-Insulator (GOI) Metal S/D p-channel MOSFETs fabricated by low temperature MBE growth T. Uehara, H. Matsubara, S. Sugahara and S. Takagi, <i>Univ. of Tokyo, Japan</i>	11:00 I-8-2 Dynamics of Defects in Strained Silicon, Strained SiGe and Strained Germanium A. Reznicek, S. W. Bedell, J. P. de Souza, K. W. Schwarz, K. E. Fogel, J. A. Ott, H. J. Hovel and D. K. Sadana, <i>IBM Research, USA</i>	11:05 J-8-2 Sub-30 nm P-channel Schottky Source/Drain FinFETs: Integration of Pt ₃ Si FUSI Metal Gate and High-k Dielectric R. T. P. Lee ¹ , K. M. Tan ¹ , A. E. J. Lim ¹ , T. Y. Liow ¹ , G. Q. Lo ³ , G. Samudra ¹ , D. Z. Chi ² and Y. C. Yeo ¹ , ¹ National Univ. of Singapore, ² Inst. of Materials Research and Engineering and ³ Inst. of Microelectronics, Singapore		

Room 411/412 (A)**11:15 A-8-3**

Fabrication of Ge Quantum-dots by Oxidation of Si_{1-x}Ge_x-on-insulator Nanowires and its Applications to Resonant Tunneling Diodes and Single-electron/Single-hole Transistors
W. T. Lai and P. W. Li, *National Central Univ., Taiwan*

11:30 A-8-4

Observation of single-electron pump operation with one gate bias in phosphorous-doped Si wires
D. Moraru¹, Y. Ono², H. Inokawa¹, K. Yokoi¹, R. Nuryadi¹, H. Ikeda¹ and M. Tabe¹,
¹Shizuoka Univ. and ²NTT Corp., Japan

11:45 A-8-5

SET-based Flexible Multi-valued NAND and NOR Gates for Half-Adder
C. K. Lee¹, S. J. Kim¹, S. J. Choi¹, J. H. Hwang¹, R. S. Chung¹, J. J. Lee¹, M. S. Kim¹, S. J. Shin¹, J. B. Choi¹, Y. S. Yu², H. W. Kye³ and B. N. Song³,
¹Chungbuk National Univ., ²Hankyong National Univ. and ³EXCEL Semiconductor Inc., Korea

Room 413 (B)**Room 414/415 (C)****11:15 C-8-2**

First Selective Detection of Proteins Using Top-Gate Carbon Nanotube Field Effect Transistor
M. Abe^{1,2}, K. Murata^{1,2,3}, A. Kojima^{3,4}, Y. Ifuku⁴, M. Shimizu⁵, T. Ataka^{1,2} and K. Matsumoto^{2,3,5,6},
¹Olympus Corp., ²NEDO, ³CREST-JST, ⁴Mitsubishi Kagaku, ⁵AIST and ⁶Osaka Univ., Japan

11:30 C-8-3

High-efficiency cell membrane perforation technique based on self-organized ZnO nanorods
M. Seki, T. Saito and H. Tabata, *Osaka Univ., Japan*

11:45 C-8-4

In-situ Monitoring of DNA Hybridization Using Surface Infrared Spectroscopy
K. Miyamoto¹, R. Yamaguchi¹, K. Ishibashi¹, Y. Kimura^{1,2} and M. Niwano^{1,2}, ¹Tohoku Univ. and ²CREST-JST, Japan

Room 416/417 (D)**11:15 D-8-3**

Organic Static Induction Transistors Based on Pentacene Thin Films with Various Source Electrodes
Y. Watanabe¹, H. Iechi^{1,2} and K. Kudo¹, ¹Chiba Univ. and ²Ricoh Co., Ltd. Japan

11:30 D-8-4

Investigation for hafnium oxide as an insulator layer of organic thin film transistor
C. W. Lin, J. H. Lin and K. C. Liu, *Chang Gung Univ., Taiwan*

11:45 D-8-5

Reduction of Bias-Induced Threshold Voltage Shift in Pentacene Field Effect Transistors by Interface Modification and Molecular Ordering
C. B. Park, T. Nishimura, T. Yokoyama, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

Room 418 (E)**11:15 E-8-3**

Passivation Effects of 100 nm In_{0.4}AlAs/In_{0.35}GaAs Metamorphic HEMT With Remote PECVD Grown Si₃N₄ Layer
S. Kim, K. Jang, J. Lee, J. Her and K. Seo, *Seoul National Univ., Korea*

11:30 E-8-4

Microwave Performance of Pseudomorphic HEMT with Tunable Field-Plate Voltage
H. C. Chiu and F. T. Chien, *Chang Gung Univ. Taiwan*

11:45 E-8-5

80nm T-Shaped Gate Metamorphic HEMTs fabricated Using Two-Step Gate Recess Process
H. S. Yoon, J. Y. Shim, D. M. Kang, J. Y. Hong and K. H. Lee, *ETRI, Korea*

Room 419 (F)**11:25 F-8-3**

Optimization of Ring Type Electrode Process for High Density PRAM
K. C. Ryoo, Y. J. Song, D. H. Kang, C. W. Jeong, J. H. Kong, J. H. Oh, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, J. H. Park, Y. T. Oh, J. S. Kim, J. M. Shin, J. H. Park, K. W. Lee, Y. Fai, G. H. Koh, G. T. Jeong, H. S. Jeong and K. Kim, *Samsung Electronics Co., Ltd, Korea*

11:45 F-8-4

Characteristics Improvement of Phase Change Memory with Programming Pulse Width
D. S. Chao^{1,3}, C. M. Lee¹, Y. C. Chen¹, P. H. Yen¹, D. Y. Wang¹, M. J. Chen¹, S. C. Lo², H. H. Hsu¹, W. H. Wang¹, F. Chen¹, Y. Chuo¹, C. Lien³, M. J. Kao¹ and M. J. Tsai¹, ¹EOL, ²MCL and ³National Tsing Hua Univ., Taiwan

Room 501 (G)**11:15 G-8-2 (Invited)**

Defects in Electroplated Cu and their Impact on Stress Migration Reliability
A. Uedono¹, T. Suzuki², T. Nakamura², T. Ohdaira³ and R. Suzuki³, ¹Univ. of Tsukuba, ²STARC and ³AIST, Japan

11:45 G-8-3

Nondestructive characterization of dielectric stack structures by laser-pulse-generated surface acoustic wave analysis
T. Takimura¹, N. Hata^{1,2}, Y. Shishida³, S. Chikaki³ and T. Kikkawa^{2,4}, ¹ASRC, ²AIST, ³MIRAI-ASRC, ⁴AIST, ⁵MIRAI-ASET and ⁶Hiroshima Univ., Japan

Room 502 (H)**11:25 H-8-3**

Reduction of Parasitic Resistance of Self-Aligned Copper Germanide for Germanium p-MOSFETs
Y. L. Chao and J. C. Woo, *Univ. of California Los Angeles, USA*

11:45 H-8-4

Bendable High-Performance Electronic Devices (Active Transistor, High-Density Interconnect and Passive-MIM Capacitors) on Flexible Organic-Substrate
H. Y. Li¹, L. H. Guo¹, W. Y. Loh¹, L. K. Bera¹, Q. X. Zhang¹, N. Hwang¹, E. B. Liao¹, K. W. Teoh¹, H. M. Chua¹, Z. X. Shen², G. Q. Lo¹, N. Balasubramanian¹ and D. L. Kwong¹, ¹Inst. of Microelectronics and ²Nanyang Technological Univ., Singapore

Room 511/512 (I)**11:15 I-8-3**

Inhomogeneous strain in thin silicon films analyzed by grazing incidence x-ray diffraction
H. Omi¹, T. Kawamura¹, Y. Kobayashi¹, S. Fujikawa², Y. Tsusaka², Y. Kagoshima² and J. Matsui³, ¹NTT Corp., ²Univ. of Hyogo and ³CAST, Japan

11:30 I-8-4

Characterization of Epitaxial Silicon Films Grown by Atmospheric Pressure Plasma Chemical Vapor Deposition at Low Temperatures (450-600°C)
N. Tawara, H. Ohmi, Y. Terai, H. Kakiuchi, H. Watanabe, Y. Fujiwara and K. Yasutake, *Osaka Univ., Japan*

Small Auditorium (J)**11:25 J-8-3**

Effects of Optimization of Gate Edge Profile on sub-45nm Metal Gate High-k Dielectric Metal-Oxide-Semiconductor Field Effect Transistors Characteristics
C. Y. Kang¹, R. Choi¹, S. H. Bae², S. C. Song¹, M. M. Hussain¹, C. Young¹, D. Heh¹, G. Bersuker¹ and B. H. Lee³,
¹SEMATECH, ²Univ. of Texas at Austin and ³IBM Assignee, USA

11:45 J-8-4

Compatibility of ALD Hafnium Silicate with Dual Metal Gate CMOS Integration
M. M. Hussain¹, S. -. Song¹, C. Y. Kang¹, M. Quevedo-lopez², H. Alshareef², B. Sassman¹, R. Choi¹ and B. H. Lee³,
¹SEMATECH, ²Texas Instruments and ³IBM, USA

Room 411/412 (A)

12:00 A-8-6
Multi-Functionality of Novel Structured Tunneling Devices
W. Y. Choi, J. Y. Song, J. P. Kim, J. D. Lee and B. G. Park, *Seoul National Univ., Korea*

Room 413 (B)**Room 414/415 (C)**

12:00 C-8-5
Si-Based Planer Type Ion-channel Biosensors
H. Uno¹, Z. L. Zhang¹, T. Y. Chiang¹, K. Suzui¹, R. Tero¹, S. Nakao¹, S. Seki², S. Tagawa² and T. Urisu¹, ¹*Inst. for Molecular Science and* ²*Osaka Univ., Japan*

Room 416/417 (D)**Room 418 (E)**

12:00 E-8-6
Comparative Study of DC and Microwave Characteristics of 0.12 μm T-Shaped Gate AlGaAs/InGaAs/GaAs PHEMTs Using a Hybrid and Conventional E-beam Lithography Process
J. W. Lim, S. W. Yoon, H. K. Ahn, H. G. Ji, W. J. Chang, J. K. Mun and H. Kim, *ETRI, Korea*

Room 419 (F)

12:05 F-8-5
Thickness Dependent Nano-Crystallization in $\text{Ge}_2\text{Sb}_2\text{Te}_5$ films and Its Effect on Devices
X. Wei^{1,2}, L. Shi¹ and C. T. Chong^{1,2}, ¹*Data Storage Inst. and* ²*National Univ. of Singapore, Singapore*

Room 501 (G)

12:05 G-8-4
High Performance SiN-MIM Decoupling Capacitors with Surface-smoothed Bottom Electrodes for High-speed MPUs
I. Kume¹, N. Inoue¹, H. Ohtake¹, S. Saitoh¹, N. Furutake¹, J. Kawahara¹, T. Toda², T. Shinmura², K. Matsui², T. Iwaki², K. Ohto², M. Furuyama² and Y. Hayashi¹, ¹*NEC Corp. and* ²*NEC Electronics, Japan*

Room 502 (H)**Room 511/512 (I)****Small Auditorium (J)**

12:05 J-8-5
Full-Metal-Gate Integration of Dual-Metal-Gate HiSiON CMOS Transistors by Using Oxidation-Free Dummy-Mask Process
F. Ootsuka, Y. Tamura, Y. Akasaka, S. Inumiya, H. Nakata, M. Ohtsuka, T. Watanabe, M. Kitajima, Y. Nara and K. Nakamura, *Selete, Japan*

Lunch

Lunch

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics		Area 1: Advanced Gate Stack/Si Processing Science J-9-1
A-9: Novel Devices and Materials III (13:15-14:45) Chairs: K. Ishibashi (RIKEN) T. Fujisawa (NTT)	B-9: Detectors and Sensors (13:15-15:00) Chairs: M. Tokushima (NEC) M. Sugawara (Fujitsu Labs.)	C-9: Nano and Bio Sensors II (13:15-15:00) Chairs: H. Tabata (Osaka Univ.) H. Sugihara (Matsushita Electric)	D-9: Organic Transistor II (13:30-15:00) Chairs: M. Iwamoto (Tokyo Tech) T. Someya (Univ. of Tokyo)	E-9: GaN FETs and Process Technologies (13:15-15:00) Chairs: M. Kuzuhara (Univ. of Fukui) R. Hattori (Mitsubishi Electric)	F-9: Schottky S/D and Carrier Transport (13:15-14:55) Chairs: A. Hokazono (Toshiba) J. C. S. Woo (UCLA)	G-9: Special Session II : Metallization Challenges (13:15-15:35) Chairs: J. Koike (Tohoku Univ.) M. Nihei (Selete/Fujitsu)	H-9: Carrier Transport (13:15-14:55) Chairs: H. C. Lin (National Chiao Tung Univ.) K. Takeuchi (NEC)	J-9: Reliability (13:15-15:05) Chairs: J. Yugami (Renesas) S. Miyazaki (Hiroshima Univ.)	
13:15 A-9-1 (Invited) Organic Molecular Wires P. Hadley and M. Durkut, <i>Graz Univ. of Technology, Austria</i>	13:15 B-9-1 InP/InGaAs Leaky Waveguide Photodiode with a Partially p-Doped Absorption Layer and a Distributed-Bragg-Reflector (DBR) for High-Power and High-Bandwidth-Responsivity Product Performance W. Y. Chiu, W. K. Wang, Y. S. Wu, F. H. Huang, D. M. Lin, Y. J. Chan and J. W. Shi, <i>National Central Univ., Taiwan</i>	13:15 C-9-1 Membranes as Self-Assembling Coating of Solid State Device Components: Integration of Submicron Electrical Circuitry with Biological Systems M. R. R. de Planque, N. C. Toledo, S. A. Contera and J. F. Ryan, <i>Univ. of Oxford, UK</i>	13:15 E-9-1 (Invited) Methods and Mechanisms for Ohmic Contacts on AlGaN/GaN HEMTs I. Adesida, F. M. Mohammed, L. Wang, A. Basu and V. Kumar, <i>Univ. of Illinois at Urbana-Champaign, USA</i>	13:15 F-9-1 Dopant Segregated Pt-Germanide Schottky S/D p-MOSFET with HfO ₂ /TaN gate on Strained Si-SiGe channel W. Y. Loh ¹ , Y. Chen ^{1,2} , S. J. Lee ² , L. K. Bera ¹ , R. Yang ¹ , G. Q. Lo ¹ and D. L. Kwong ¹ , ¹ <i>Inst. of Microelectronics and</i> ² <i>National Univ. of Singapore, Singapore</i>	13:15 G-9-1 (Invited) Reliability Challenges for Advanced Copper Low-k Interconnects Z. Tokei ¹ , C. Bruynseraede ¹ , Y. L. Li ^{1,2} , I. Ciofi ¹ and G. P. Beyer ¹ , ¹ <i>IMEC and</i> ² <i>Katholieke Univ. Leuven, Belgium</i>	13:15 H-9-1 Comparative Study on Influence of Subband Structures on Electrical Characteristics of III-V Semiconductor, Ge and Si Channel n-MISFETs S. Takagi and S. Sugahara, <i>Univ. of Tokyo, Japan</i>	13:15 J-9-1 (Invited) Degradation and Breakdown of Sub-1nm EOT HfO ₂ /Metal Gate Stacks G. Groeseneken ^{1,2} , R. Degraeve ¹ , T. Kauerauf ^{1,2} , M. Cho ^{1,3} , M. Zahid ⁴ , L. A. Ragnarsson ¹ , D. P. Brunco ⁵ , B. Kaczer ¹ , P. Roussel ¹ and S. De Gendt ^{1,2} , ¹ <i>IMEC, </i> ² <i>KU Leuven, </i> ³ <i>Seoul National Univ., </i> ⁴ <i>John Moores Univ. and </i> ⁵ <i>Intel assignee at IMEC, Belgium</i>		
	13:30 B-9-2 Deep Trench Isolation for Pixel Crosstalk Suppression in Active Pixel Sensor with 1.7µm pixel pitch B. J. Park ¹ , C. R. Moon ¹ , Y. W. Lee ¹ , D. W. Kim ¹ , K. H. Paik ¹ , J. R. Yoo ¹ , Y. S. Yoo ¹ , Y. Jon ¹ , C. H. Koo ¹ , S. C. Bang ¹ , Y. K. Lee ¹ , Y. J. Cho ¹ , S. H. Hwang ¹ , D. C. Park ¹ , H. G. Jung ¹ , J. C. Shin ¹ , J. Jung ² , K. B. Lee ¹ , H. P. Noh ¹ , D. H. Lee ¹ and K. Kim ¹ , ¹ <i>Samsung Electronics Co. and </i> ² <i>Sejong Univ., Korea</i>	13:30 C-9-2 Evaluation of Electrical Stimulus Current to Retina Cells for Retinal Prosthesis by Using Platinum-Black (Pt-b) Stimulus Electrode Array T. Watanabe, K. Komiya, T. Kobayashi, R. Kobayashi, T. Fukushima, H. Tomita, E. Sugano, M. Sato, H. Kurino, T. Tanaka, M. Tamai and M. Koyanagi, <i>Tohoku Univ., Japan</i>	13:30 D-9-1 (Invited) Development of a Printed Dielectric Layer for Organic Transistors T. Kamata, S. Uemura, M. Yoshida, K. Suemori, S. Hoshino, N. Takada and T. Kozasa, <i>AIST, Japan</i>	13:35 F-9-2 Improved Performance of Schottky Barrier Source/Drain Transistors with High-K Gate Dielectrics by Adopting Recessed Channel and/or Buried Source/Drain Structures M. Ono, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>		13:35 H-9-2 Influence of High Dielectric Constant in Gate Insulator on Remote Coulomb Scattering due to Gate Impurities in Si MOS Inversion Layer Y. Nakabayashi ¹ , T. Ishihara ¹ , T. Shimizu ² and J. Koga ¹ , ¹ <i>Toshiba Corp. and</i> ² <i>Semiconductor Co., Toshiba Corp., Japan</i>			

Room 411/412 (A)

13:45 A-9-2
Possible Non-equilibrium Kondo Effect in a Nanocrystalline Silicon Point-Contact Transistor
M. A. H. Khalafalla¹, H. Mizuta¹, S. Oda¹ and Z. A. K. Durrani², ¹*Tokyo Tech and* ²*Univ. of Cambridge, Japan*

14:00 A-9-3
Low Temperature Characteristics of Ambipolar SiO₂/Si/SiO₂ Hall-bar Devices
K. Takashina¹, B. Gaillard¹, Y. Ono¹ and Y. Hirayama^{1,2}, ¹*NTT Corp. and* ²*SORST-JST, Japan*

14:15 A-9-4
Detection of Magnetic Domain Wall in a Permalloy Wire by the Local Hall Effect
Y. Sekine¹, T. Akazaki¹ and J. Nitta^{2,3}, ¹*NTT Corp.*, ²*Tohoku Univ. and* ³*CREST-JST, Japan*

14:30 A-9-5
A Field-Effect Transistor with a Deposited Graphite Thin Film
H. Inokawa¹, M. Nagase², S. Hirono³, T. Goto², H. Yamaguchi² and K. Torimitsu², ¹*Shizuoka Univ.*, ²*NTT Corp. and* ³*NTT Afty Engineering Corp., Japan*

Room 413 (B)

13:45 B-9-3
Pseudo 2-Transistor Active Pixel Sensor Using a High Responsivity PMOSFET-Type Photodetector with a Transfer Gate
S. H. Seo¹, S. H. Lee¹, K. D. Kim¹, J. K. Shin¹, P. Choi¹, J. H. Park² and H. Kim², ¹*Kyungpook National Univ. and* ²*Korea Electronics Technology Inst., Korea*

14:00 B-9-4
Photodetective Characteristics of Metal-Oxide-Semiconductor Tunneling Structure with Aluminum Grid Gate
H. Hashimoto, R. Yamada, K. Arima, J. Uchikoshi and M. Morita, *Osaka Univ., Japan*

14:15 B-9-5
A Compact Single-Photon Avalanche Diode in a Deep-Submicron CMOS Technology
H. Finkelstein, M. J. Hsu and S. Esener, *Univ. of California San Diego, USA*

14:30 B-9-6
Threshold Behavior of Photoresponse of Plasma Waves by New Photomixer Devices
Y. M. Mezziani¹, M. Hanabe¹, T. Otsuji¹ and E. Sano², ¹*Tohoku Univ. and* ²*Hokkaido Univ., Japan*

Room 414/415 (C)

13:45 C-9-3
Development of a CMOS Image Sensor for Real Time In Vivo Imaging of the Protease Activity Inside the Mouse Hippocampus
D. C. Ng, T. Nakagawa, T. Tokuda, K. Kagawa, M. Nunoshita, H. Tamura, S. Shiosaka and J. Ohta, *Nara Inst. of Science and Technology, Japan*

14:00 C-9-4
An Optical/Potential/Voltammetric Multifunctional CMOS Image Sensor for On-chip Biomolecular/Neural Sensing Applications
T. Tokuda, I. Kadowaki, K. Kagawa, M. Nunoshita and J. Ohta, *Nara Inst. of Science and Technology, Japan*

14:15 C-9-5
Large scale electrode array based on distributed microchip architecture for retinal prosthesis
J. Ohta¹, T. Tokuda¹, S. Sugitani¹, M. Taniyama¹, M. Nunoshita¹, A. Uehara², Y. Terasawa² and Y. Tano³, ¹*Nara Inst. of Science and Technology*, ²*NIDEK Co., Ltd. and* ³*Osaka Univ., Japan*

14:30 C-9-6
Development of Si Long Microprobe (SiLM) for Platform of Intelligent Neural Implant Microsystem
R. Kobayashi, T. Watanabe, K. Komiya, T. Fukushima, K. Sakamoto, H. Kurino, T. Tanaka, N. Katayama, H. Mushiake and M. Koyanagi, *Tohoku Univ., Japan*

Room 416/417 (D)

14:00 D-9-2
Low Hysteresis Organic Thin-Film Transistors and Inverters with Hybrid Gate Dielectric
D. W. Park, C. A. Lee, K. D. Jung, B. G. Park, H. Shin and J. D. Lee, *Seoul National Univ., Korea*

14:15 D-9-3
Performance enhancement of Organic TFT by low-energy Ar ion beam treatment onto gate dielectric surface
S. Kang¹, J. Park¹, S. Jung¹, H. J. Lee² and M. Yi¹, ¹*Pusan National Univ. and* ²*SungKyunKwan Univ., Korea*

14:30 D-9-4
Stable Polymer Dielectric Film for P3HT TFT by Modified Poly-(Vinyl Phenol) with Polar Functional Group
P. Y. Lo^{1,2}, Z. Pei¹, F. Y. Yang¹, Y. R. Peng¹, Y. C. Lin¹ and Y. J. Chan², ¹*Industrial Technology Research Inst. and* ²*National Central Univ., Taiwan*

Room 418 (E)

13:45 E-9-2
High-temperature and UV-assisted C-V characterization of GaN MIS structures
H. Kato, M. Miczek and T. Hashizume, *Hokkaido Univ., Japan*

14:00 E-9-3
Device Isolation by Plasma Treatment for Planar Integration of E/D-mode AlGaN/GaN HEMTs
R. Wang, Y. Cai, W. C. W. Tang, K. M. Lau and K. J. Chen, *Hong Kong Univ. of Science and Technology, Hong Kong*

14:15 E-9-4
Phosphorus Implantation Effects in Mg Doped GaN Epilayers
K. T. Liu¹, Y. K. Su², S. J. Chang² and Y. Horikoshi³, ¹*Cheng Shiu Univ.*, ²*National Cheng Kung Univ. and* ³*Waseda Univ., Taiwan*

14:30 E-9-5
ICP Reactive Ion Etching with SiCl₄ Gas for Recessed Gate AlGaN/GaN HFET
K. Matsuura¹, D. Kikuta¹, J. P. Ao¹, H. Ogiya², M. Hiramoto², H. Kawai³ and Y. Ohno¹, ¹*Univ. of Tokushima*, ²*SAMCO Inc. and* ³*POWDEC K., Japan*

Room 419 (F)

13:55 F-9-3
Examination of Performance Improvement in Dopant Segregated Schottky MOSFETs; Short Channel Effects, Carrier Velocity and Parasitic Resistance
Y. Nishi, A. Kinoshita and J. Koga, *Toshiba Corp., Japan*

14:15 F-9-4
Study on Carrier Transport Limited by Coulomb Scattering due to Charged Centers in HfSiON MISFETs
T. Ishihara, R. Iijima, M. Takayanagi, H. Tanimoto and M. Koyama, *Toshiba Corp., Japan*

Room 501 (G)

13:45 G-9-2
Diffusion Barrier Property of an Interface Layer Formed with Cu-Mn, Al and Mg Alloy Films on SiO₂
J. Iijima^{1,2}, M. Haneda¹ and J. Koike¹, ¹*Tohoku Univ. and* ²*JST, Japan*

14:05 G-9-3
Self-Formation of Ti-rich Interfacial Layers in Cu(Ti) Alloy Films
S. Tsukimoto, K. Ito and M. Murakami, *Kyoto Univ., Japan*

14:25 G-9-4 (Invited)
New Method of Probing Barrier Integrity and Low-k Stability
C. U. Kim¹, D. M. Meng¹, N. Michael¹, Y. J. Park² and L. Matz², ¹*Univ. of Texas at Arlington and* ²*Texas Instruments, USA*

Room 502 (H)

13:55 H-9-3
Experimental Evidence for Invalidity of Matthiessen's Rule for MOS Inversion Layer Mobility Analysis through Hall Factor Measurement
K. Kita, H. Irie and A. Toriumi, *Univ. of Tokyo, Japan*

14:15 H-9-4
Analytical Model for Phonon-Limited Mobility in n-MOS Inversion Layers on Arbitrarily Oriented and Strained Si Surfaces
M. Szczap^{1,2}, N. Cavassilas¹, F. Boeuf², F. Payet² and T. Skotnicki², ¹*L2MP and* ²*STMicroelectronics, France*

14:35 H-9-5
Energy relaxation of two-dimensional electrons in Si-MOSFETs : determination of deformation potential constant of conduction band of Si
K. H. Park, K. Hirakawa and S. Takagi, *Univ. of Tokyo, Japan*

Room 511/512 (I)**Small Auditorium (J)**

13:45 J-9-2
Impact of Captured-Carrier Distribution on Recovery Characteristics of Positive- and Negative-Bias Temperature Instability in HfSiON/SiO₂ Gate Stack
I. Hirano, T. Yamaguchi, Y. Mitani, K. Sekine, M. Takayanagi, K. Eguchi and H. Satake, *Toshiba Corp., Japan*

14:05 J-9-3
Reliability of thick oxides integrated with HfSiOx gate dielectric
B. H. Lee^{1,2}, C. Y. Kang¹, T. H. Lee³, J. Barnett¹, R. Choi¹, S. C. Song¹ and R. Jammy², ¹*SEMATECH*, ²*IBM Assignee and* ³*Univ. of Texas at Austin, USA*

14:25 J-9-4
Impact of Initial Traps on TDDB and NBTI Reliabilities in High-k Gate Dielectrics
K. Okada¹, H. Ota², T. Horikawa², M. Kadoshima¹, A. Ogawa¹, T. Nabatame¹ and A. Toriumi^{2,3}, ¹*MIRAI-ASET*, ²*MIRAI-ASRC-AIST and* ³*Univ. of Tokyo, Japan*

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)
14:45 B-9-7 Optical Responses of Josephson Vortex flow Transistor under irradiation of femtosecond laser pulses I. Kawayama ^{1,2} , Y. Doda ^{1,2} , H. Murakami ¹ and M. Tonouchi ^{1,2} , ¹ Osaka Univ. and ² CREST-JST, Japan	14:45 C-9-7 Liquid Sensing by Nano-gap Device with Treated Surface T. Hirokane, H. Hashimoto, D. Kanzaki, T. Takegawa, S. Morita, S. Urabe, K. Arima, J. Uchikoshi and M. Morita, <i>Osaka Univ., Japan</i>	14:45 D-9-5 Fabrication of Low-Voltage Pentacene Thin Film Transistors with Al ₂ O ₃ gate dielectric grown by oxygen plasma process K. D. Kim and C. K. Song, <i>Dong-A Univ., Korea</i>	14:45 E-9-6 SiO ₂ Passivation Effects on the Leakage Current in Dual-Gate AlGaIn/GaN High Electron Mobility Transistors M. W. Ha, J. Lim, Y. H. Choi, J. C. Her, K. S. Seo and M. K. Han, <i>Seoul National Univ., Korea</i>	

Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
	14:55 G-9-5 An Excellent Cu Diffusion Barrier for Next Generation Multi-level Cu-interconnect C. J. Lee, C. F. Huang and B. Y. Tsui, <i>National Chiao Tung Univ., Taiwan</i>			14:45 J-9-5 Leakage mechanism of ultrathin SiON gate dielectric H. Watanabe, D. Matsushita, K. Muraoka and K. Kato, <i>Toshiba Corp., Japan</i>

Break

Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics
C-10: MEMS and NEMS : Application (15:15-16:30) Chairs: Y. Yoshino (Murata Mfg.) T. Ono (Tohoku Univ.)	D-10: Organic Transistor III (15:15-16:15) Chairs: K. Kudo (Chiba Univ.) T. Someya (Univ. of Tokyo)	E-10: High-Voltage GaN Devices (15:15-17:00) Chairs: A. Nakagawa (New Japan Radio) T. Tanaka (Matsushita Electric)
15:15 C-10-1 (Invited) Physical Sensors in MEMS Technology K. Maenaka, <i>Univ. of Hyogo, Japan</i>	15:15 D-10-1 Threshold Voltage Control in Pentacene TFTs by Perfluoropentacene Stack T. Yokoyama, T. Nishimura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	15:15 E-10-1 (Invited) Recent Advances in GaN Power Devices T. Kachi, <i>Toyota Central R&D Labs., Japan</i>

Break

Area 3: CMOS Devices/Device Physics	Area 1: Advanced Gate Stack/Si Processing Science
H-10: Advanced Device Technology (15:15-16:55) Chairs: K. Shibahara (Hiroshima Univ.) A. Hokazono (Toshiba)	J-10: Metal Gate Electrode (15:15-16:35) Chairs: T. Nabatame (ASET) H. Fukutome (Fujitsu Labs.)
15:15 G-9-6 Plasma-enhanced polymerization thin films as a drift barrier for Cu interconnects T. Yoshino ¹ , J. Kawahara ² , N. Hata ¹ , Y. Shishida ² and T. Kikkawa ^{1,3} , ¹ MIRAI-ASRC, AIST, ² MIRAI-ASET and ³ Hiroshima Univ., <i>Japan</i>	15:15 H-10-1 Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy K. Miyano, A. Kaneko, I. Mizushima, A. Yagishita, K. Suguro, Y. Saito, K. Eguchi and Y. Tsunashima, <i>Toshiba Corp., Japan</i>
	15:15 J-10-1 Work Function Modulation by Segregation of Indium through Tungsten Gate For Dual-Metal Gate CMOS Applications K. Nakajima, M. Koyama, T. Aoyama, A. Nishiyama, K. Eguchi and K. Suguro, <i>Toshiba Corp., Japan</i>

Room 411/412 (A)**Room 413 (B)****Room 414/415 (C)****Room 416/417 (D)****Room 418 (E)****Room 419 (F)****Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

15:30 D-10-2
Organic Field-Effect Transistor Integrated Circuits using Self-Alignment Process Technology
H. Okada, T. Nagai, T. Kimura, S. Naka and H. Onnagawa, *Univ. of Toyama, Japan*

15:45 C-10-2
Piezoelectric Optical Micro Scanner with Built-in Torsion Sensor
T. Kobayashi and R. Maeda, *National Inst. of Advanced Industrial Science and Technology, Japan*

16:00 C-10-3
High-Q Piezoelectrically Actuated RF MEMS Tunable Capacitor
M. Nishigaki¹, T. Nagano¹, T. Miyazaki¹, T. Kawakubo² and K. Itaya¹, *¹Toshiba Corp. and ²Toshiba Research Consulting Corp., Japan*

15:45 D-10-3
Alignment-Free Printable Organic Thin-Film Transistors on the Flexible Substrate
T. Arai¹, N. Sato², K. Yamaguchi², M. Kawasaki¹, M. Fujimori¹, T. Shiba¹, M. Ando¹ and K. Torii¹, *¹Hitachi, Ltd. and ²Kanagawa Univ., Japan*

16:00 D-10-4
Hall effect of polycrystalline pentacene field-effect transistors on plastic films
Y. Takamatsu, T. Sekitani, S. Nakano, T. Sakurai and T. Someya, *Univ. of Tokyo, Japan*

15:45 E-10-2
Improvement of Breakdown Voltages in GaN Schottky Barrier Diodes by Pseudo-Superjunction Structures
K. Nakazawa, H. Ueno, H. Matsuo, M. Yanagihara, Y. Uemoto, T. Ueda and T. Tanaka, *Matsushita Electric, Japan*

16:00 E-10-3
High Critical Electric Field Exceeding 8 MV/cm Measured Using AlGaIn p-i-n Vertical Conducting Diode on n-SiC Substrate
A. Nishikawa, K. Kumakura and T. Makimoto, *NTT Corp., Japan*

15:35 H-10-2
Threshold Voltage Instability of 45-nm-node Poly-Si- or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si
K. Hosaka, T. Aoyama, K. Suzuki, *Fujitsu Labs., Japan*

15:55 H-10-3
Novel threshold voltage fine control method for FETs within a wafer using LDSi (Locally Differentiated Scanning ion implant)
K. B. Rouh, M. Y. Lee, S. W. Jin, Y. S. Sohn, Y. S. Joung, Y. J. Ki, I. K. Han, Y. W. Song and S. W. Park, *Hynix Semiconductor Inc., Korea*

15:35 J-10-2
Diffusion control technique in TiN stacked metal gate electrodes for p-MISFETs
S. Sakashita, T. Kawahara, M. Inoue, K. Mori, S. Yamanari, M. Higashi, Y. Nishida, K. Honda, N. Murata, J. Tsuchimoto, J. Yugami, K. Fujiwara and M. Yoneda, *Renesas Technology Corp., Japan*

15:55 J-10-3
Work Function Instability at pMOS Metal/HfSiON Interfaces
Y. Tsuchiya and M. Koyama, *Toshiba Corp., Japan*

Room 411/412 (A)**Room 413 (B)****Room 414/415 (C)**

16:15 C-10-4
Solenoid RF
Transformer and Balun
J. M. Yook, J. H. Ko
and Y. S. Kwon,
KAIST, Korea

Room 416/417 (D)**Room 418 (E)**

16:15 E-10-4
High Breakdown
Voltage AlGaIn/GaN
MIS-HEMT with
TiO₂/Si₃N₄ Gate
Insulator
S. Yagi¹, M. Shimizu¹,
M. Inada¹,
H. Okumura¹,
H. Ohashi¹, Y. Yano²
and N. Akutsu²,
¹*National Inst. of
Advanced Industrial
Science and
Technology and*
²*Taiyo Nippon Sanso
Corp., Japan*

16:30 E-10-5
Pnp AlGaIn/InGaIn/
GaN Double
Heterojunction Bipolar
Transistors with Low-
Base-Resistance
($<100\Omega/\text{sq}$)
K. Kumakura and
T. Makimoto, *NTT
Corp., Japan*

16:45 E-10-6
A New Field Plate
Structure for
Suppression of
Leakage Current of
AlGaIn/GaN HEMTs
Y. H. Choi, M. W. Ha,
J. Lim and M. K. Han,
*Seoul National Univ.,
Korea*

Room 419 (F)**Room 501 (G)****Room 502 (H)**

16:15 H-10-4
Novel Gate-All-
Around MOSFETs
with Self-Aligned
Structure
J. Y. Song,
W. Y. Choi, J. P. Kim,
S. W. Kim, J. D. Lee
and B. G. Park, *Seoul
National Univ., Korea*

16:35 H-10-5
Improvement of Bulk
CMOS Electrostatic
Integrity using
Germanium and
Carbon co-implantation
B. Dumont^{1,2},
A. Pouydebasque³,
F. Milesi^{4,5}, S. Kader²,
F. Boeuf¹ and
T. Skotnicki¹,
¹*STMicroelectronics,*
²*LPM - INSA Lyon,*
³*Philips*
Semiconductors, ⁴*Ion
Beam Services and*
⁵*CEA-LETI, France*

Room 511/512 (I)**Small Auditorium (J)**

16:15 J-10-4
Thermal stability of
metal electrodes and its
impact on gate
dielectric
characteristics
H. Park^{1,4}, H. C. Wen²,
M. Chang¹, M. Jo¹,
R. Choi², B. H. Lee^{2,3},
S. C. Song²,
C. Y. Kang^{2,4}, T. Lee⁴,
G. Brown², J. C. Lee⁴
and H. Hwang¹,
¹*Gwangju Inst. of
Science and
Technology,*
²*SEMATECH,* ³*IBM
Assignee and* ⁴*The
Univ. of Texas at
Austin, Korea*

ORGANIZING COMMITTEE

Chair: H. Sakaki (Univ. of Tokyo)

Vice-Chair: N. Yokoyama (Fujitsu Labs.)

Members:

Y. Aoyagi (Tokyo Tech)

T. Asano (Kyushu Univ.)

H. Hasegawa (Hokkaido Univ.)

T. Hattori (Sony)

S. Hiraki (Toshiba)

M. Hirose (AIST)

Y. Horiike (NIMS)

S. Hosaka (Tokyo Electron)

A. Ibaraki (Sanyo Electric)

T. Ikoma (JST)

Y. Inoue (Renesas)

H. Ishiura (Tokyo Tech)

T. Kamiya (National Inst. for Academic Degrees and Univ. Evaluation)

T. Kanayama (AIST)

M. Kanazawa (ASET)

A. Kita (Oki Electric)

M. Nakamura (Hitachi)

K. Natori (Univ. of Tsukuba)

M. Ogura (Matsushita Electric)

T. Ohmi (Tohoku Univ.)

F. Sato (NHK)

Y. Shiraki (Musashi Inst. of Tech.)

J. Sone (NEC)

T. Suga (Univ. of Tokyo)

K. Tada (Kanazawa Inst. of Tech.)

A. Takahashi (Sharp)

H. Takasu (ROHM)

E. Takeda (Hitachi ULSI Systems)

K. Taniguchi (Osaka Univ.)

K. Tsubouchi (Tohoku Univ.)

J. Ueda (Semiconductor Industry Res. Inst. Japan)

H. Watanabe (Selete)

Y. Yasuda (Kochi Univ. of Tech.)

J. Yumoto (NTT)

INTERNATIONAL ADVISORY COMMITTEE

G. Declerck (IMEC)

L. Esaki (The Science and Technology Promotion Foundation of Ibaraki)

J. S. Harris (Stanford Univ.)

K. v. Klitzing (Max Planck Inst.)

Z. J. Li (Tsinghua Univ.)

S. Namba (Nagasaki Inst. of Applied Science)

Y. Nishi (Stanford Univ.)

K. H. Ploog (Paul-Drude-Inst.)

T. Sugano (Toyo Univ.)

K. Takahashi (Tokyo Tech)

S. Tanaka (SRL)

STEERING COMMITTEE

Chair: T. Hiramoto (Univ. of Tokyo)

Vice-Chair: Y. Awano (Fujitsu Labs.)

Secretary: T. Takahashi (Univ. of Tokyo)

Members: T. Arakawa (Yokohama National Univ.)

K. Endo (AIST)

M. Fujishima (Univ. of Tokyo)

T. Hashizume (Hokkaido Univ.)

S. Iwamoto (Univ. of Tokyo)

H. Mizuta (Tokyo Tech)

T. Sakamoto (NEC)

M. Takamiya (Univ. of Tokyo)

T. Yamaguchi (Toshiba)

PROGRAM COMMITTEE

Chair: Y. Hirayama (Tohoku Univ.)

Vice-Chair: C. Y. Chang (NCTU)

S. Zaima (Nagoya Univ.)

Secretary: T. Makimoto (NTT)

K. Matsumoto (Osaka Univ.)

Subcommittee Members:

[1] Advanced Gate Stack / Si Processing Science

Chair: Y. Nara (Selete)

Members: O. Faynot (LETT)

H. Hwang (Gwangju Inst. of Sci. & Tech.)

B. Mizuno (UJT Lab.)

A. Sakai (Nagoya Univ.)

Y. Tsunashima (Toshiba)

H. Fukutome (Fujitsu Labs.)

S. Miyazaki (Hiroshima Univ.)

T. Nabatame (ASET)

K. Shiraiishi (Univ. of Tsukuba)

J. Yugami (Renesas)

[2] Characterization and Materials Engineering for Device Integration

Chair: S. Ogawa (Selete/Matsushita)

Members: S. Brongersma (IMEC)

S. C. Chen (TSMC)

Y. Hayashi (NEC)

J. Koike (Tohoku Univ.)

F. Mizuno (Meisei Univ.)

Y. J. Park (TI)

K. Ueno (Shibaura Inst. of Tech.)

K. H. Char (Seoul National Univ.)

N. Hata (AIST)

M. Kodera (Toshiba)

M. Matsuura (Renesas)

M. Nihei (Selete/Fujitsu)

T. Tatsumi (Sony)

T. Yoda (Toshiba)

[3] CMOS Devices / Device Physics

Chair: K. Shibahara (Hiroshima Univ.)

Members: F. Boeuf (STMICROELECTRONICS)

A. Hokazono (Toshiba)

K. Kurimoto (Matsushita Electric)

Y. Momiyama (Fujitsu Labs.)

K. Takeuchi (NEC)

D. Hisamoto (Hitachi)

Y. Kamakura (Osaka Univ.)

H. C. Lin (National Chiao Tung Univ.)

H. Oda (Renesas)

J. C. S. Woo (UCLA)

[4] Advanced Memory Technology

Chair: A. Nitayama (Toshiba)

Members: I. Asano (Elpida)

C. Hsu (eMemory Tech.)

H. S. Jeong (Samsung Electronics)

Y. Shimamoto (Hitachi)

T. Eshita (Fujitsu)

N. Ishiwata (NEC)

Y. Ohji (Renesas)

Y. Yamauchi (Sharp)

[5] Advanced Circuits and Systems

Chair: H. Kobayashi (Gunma Univ.)

Members: R. Fujimoto (Toshiba)

M. Horiguchi (Renesas)

T. Komuro (Agilent Technologies International Japan)

K. Masu (Tokyo Tech)

T. Hamasaki (Texas Instruments Japan)

W. H. Ki (Hong Kong Univ. of Sci. & Tech.)

H. Yamauchi (Sanyo Electric)

[6] Compound Semiconductor Circuits, Electron Devices and Device Physics

Chair: M. Kuzuhara (Univ. of Fukui)

Members: Y. J. Chan (National Central Univ.)

R. Hattori (Mitsubishi Electric)

K. Maezawa (Nagoya Univ.)

Y. Ohno (Univ. of Tokushima)

T. Tanaka (Matsushita Electric)

T. Hashizume (Hokkaido Univ.)

S. Kuroda (Eudina Devices)

A. Nakagawa (New Japan Radio)

S. Tanaka (NEC)

S. Yamahata (NTT)

[7] Photonic Devices and Device Physics

Chair: M. Sugawara (Fujitsu Labs.)
Members: M. Ezaki (Toshiba)
 Y. Lee (Hitachi)
 S. Nishikawa (Mitsubishi Electric)
 M. Tokushima (NEC)

K. Komori (AIST)
 L. Lester (Univ. of New Mexico)
 S. Noda (Kyoto Univ.)
 O. Wada (Kobe Univ.)

[8] Advanced Material Synthesis and Crystal Growth Technology

Chair: H. Yamaguchi (NTT)
Members: H. Asahi (Osaka Univ.)
 T. Iwai (Fujitsu Labs.)
 K. Nishi (NEC)
 S. Shimomura (Ehime Univ.)
 K. Yamaguchi (Univ. of Electro-Communications)

T. Fukui (Hokkaido Univ.)
 N. Kobayashi (Univ. of Electro-Communications)
 R. Nötzel (Eindhoven Univ. of Tech.)
 E. S. Tok (National Univ. of Singapore)

[9] Physics and Applications of Novel Functional Materials and Devices

Chair: Y. Takahashi (Hokkaido Univ.)
Members: T. Fujisawa (NTT)
 H. Mizuta (Tokyo Tech)
 Y. Nakamura (NEC)
 B. G. Park (Seoul National Univ.)
 M. Tabe (Shizuoka Univ.)

K. Ishibashi (RIKEN)
 J. Motohisa (Hokkaido Univ.)
 Y. Ohno (Tohoku Univ.)
 Y. Suda (Tokyo Univ. of Agri. & Tech.)
 T. Usuki (Univ. of Tokyo)

[10] Organic Materials Science, Device Physics, and Applications

Chair: K. Kudo (Chiba Univ.)
Members: M. Iwamoto (Tokyo Tech)
 Y. S. Kwon (Dong-A Univ.)
 Y. Ohmori (Osaka Univ.)
 T. Someya (Univ. of Tokyo)

K. Kato (Niigata Univ.)
 T. Minakata (Asahi-KASEI)
 T. Sano (Sanyo Electric)
 H. Usui (Tokyo Univ. of Agri. & Tech.)

[11] Micro / Nano Electromechanical and Bio-Systems

Chair: H. Tabata (Osaka Univ.)
Members: S. A. Contera (Univ. of Oxford)
 H. Oana (Univ. of Tokyo)
 K. Sawada (Toyohashi Univ. of Tech.)
 Y. Takamura (JAIST)

T. Nishimoto (Shimadzu)
 T. Ono (Tohoku Univ.)
 H. Sugihara (Matsushita Electric)
 Y. Yoshino (Murata Mfg.)

Persons in charge of online paper submission and registration:

M. Fujishima (Univ. of Tokyo) T. Sakamoto (NEC)

SECRETARIAT





c/o Inter Group Corp.
 Toranomon Takagi Bldg.,
 1-7-2, Nishishimbashi, Minato-ku,
 Tokyo 105-0003, Japan
 Phone: +81-3-3597-1108
 Fax: +81-3-3597-1097
 E-mail: ssdm@intergroup.co.jp

SSDM 2006 is subsidized by the following organization:

* The Ministry of Education, Culture, Sports, Science and Technology

SSDM 2006 Floor Map, Pacifico Yokohama


SSDM 2006 Floor Map, Pacifico Yokohama





SSDM 2006 Floor Map, Intercontinental Hotel

Banquet Room

3F



Access to Pacifico Yokohama



ACCESS TO PACIFICO YOKOHAMA

