

# CONTENTS

CONTENTS .....	00
PREFACE .....	00
SUPPORTING COMPANIES, FOUNDATIONS, AND ORGANIZATIONS .....	00
COMMITTEE MEMBERS .....	00
PLENARY SESSION .....	00
SPECIAL PLENARY SESSION .....	00
RUMP SESSION .....	00
SHORT COURSE .....	00
TECHNICAL PROGRAM	
SEPTEMBER 22 (Wed.) .....	00
SEPTEMBER 23 (Thu.) .....	00
SEPTEMBER 24 (Fri.) .....	00
INSTRUCTION FOR SPEAKERS .....	00
EXHIBITION .....	00
AUTHOR INDEX .....	00
ACCESS MAP .....	00
FLOOR GUIDE .....	00
PROGRAM TIME TABLE .....	00

## PREFACE

On behalf of the organizing committee, it is my great pleasure and honor to welcome you to the 42nd International Conference on Solid State Devices and Materials (SSDM 2010), held on September 22-24, 2010 in Tokyo, Japan. SSDM 2010 is sponsored by the Japan Society of Applied Physics and technically co-sponsored by the IEEE Electron Devices Society.

SSDM is one of the most important and large-scale conferences in the field of solid state device technologies and materials, presenting the latest scientific achievements and exchanging technical information. SSDM has been continuously growing and increasing its significance as a unique conference covering a broad spectrum of the area; SSDM covers a very wide scope and includes the physics and processing technology of electron devices, photonic devices and organic devices as well as their materials and integration into circuits and systems.

This year, the venue of the SSDM 2010 is the Hongo Campus, the main campus of the University of Tokyo. Usually, SSDM is held at a conference center or related facility. As academia takes an ever increasing and important role in the SSDM and as university campuses are open to public, SSDM 2010 is of great significance. The opening and plenary sessions will be held at Yasuda Auditorium standing at the heart of the campus as a symbol of the university as a whole. In the plenary session, we are pleased to invite two distinguished speakers, Dr. Michiharu Nakamura and Dr. Simon Deleonibus who will speak on the future prospects of nanoelectronics and 3D LSI technology, respectively. In addition, SSDM 2010 features a special plenary session entitled "A half century of Esaki diode and lasers" which will be held at the Tokyo Dome Hotel just before the conference reception in the evening on the same day. We are honored to have an opportunity to listen to commemorative lectures by two great scholars of erudition, Professor Koichi Shimoda and Professor Leo Esaki. We hope all participants, especially young researchers and students, will be stimulated and encouraged by these lectures.

Reflecting the international nature of SSDM, 889 high quality abstracts were submitted to SSDM 2010 from 23 countries. A great effort by the technical program committee for the selection of the abstracts results in an excellent technical program consisting of 66 invited papers, including the four plenary talks, 335 contributed oral papers, 214 poster papers and 40 late news papers. The papers have been categorized into 14 sub-areas, covering advanced and important topics. We hope all the papers presented at SSDM 2010 address in depth nearly all the key issues of the field and provide stimulation and new perspectives to all participants.

We wish to express our sincere appreciation to all the committee members for their tremendously significant contribution to the SSDM 2010. We also express our hearty gratitude to the financial support provided by the supporting corporations and foundations including MEXT-JSPS. Finally, we sincerely hope SSDM2010 enhances your research for upcoming years and provides you with an invaluable experience.

September 2010



Yasuhiko ARAKAWA  
General Chair, SSDM 2010  
Professor, The University of Tokyo

## **SUPPORTING COMPANIES, FOUNDATIONS, AND ORGANIZATIONS**

### **Sponsoring Companies and Foundations:**

Applied Materials Japan, Inc.  
Association of Super-Advanced Electronics Technologies (ASET)  
Foundation for Promotion of Material Science and Technology of Japan  
Fujitsu Limited  
Hitachi, Ltd.  
KLA-Tencor Japan Ltd.  
NEC Corporation  
Panasonic Corporation  
ROHM CO., LTD.  
Renesas Technology Corp.  
Semiconductor Energy Laboratory Co., Ltd.  
Semiconductor Leading Edge Technologies, Inc. (Selete)  
Semiconductor Technology Academic Research Center (STARC)  
Sharp Corporation  
Sony Corporation  
Tokyo Electron Limited  
Toshiba Corporation  
ULVAC, Inc.

as of August 9, 2010

### **Subsidizing Foundations and Organizations:**

Ministry of Education, Culture, Sports, Science and Technology  
Inoue Foundation For Science  
Support Center for Advanced Telecommunications Technology Research, Foundation  
The Murata Science Foundation  
Nippon Sheet Glass Foundation for Materials Science and Engineering

as of August 9, 2010

# COMMITTEE MEMBERS

## ORGANIZING COMMITTEE

**Chair:** Y. Arakawa (Univ. of Tokyo)  
**Vice-chair:** S. Zaima (Nagoya Univ.)  
**Member:** Y. Aoyagi (Ritsumeikan Univ.)  
T. Asano (Kyushu Univ.)  
S. Chung (National Chiao Tung Univ.)  
K. Hashimoto (Sony Corp.)  
Y. Horiike (NIMS)  
Y. Inoue (Renesas Tech. Corp.)  
H. Ishiwara (Tokyo Tech)  
H. Ito (Tokyo Electron Ltd.)  
A. Kamisawa (ROHM Co., Ltd.)  
T. Kamiya (NICT)  
T. Kanayama (AIST)  
Y. Kawamura (ASET)  
M. Koyanagi (Tohoku Univ.)  
T. Masuhara (ASET)  
K. Natori (Tokyo Tech.)  
T. Ohmi (Tohoku Univ.)  
T. Onai (Hitachi, Ltd.)  
T. Oomori (Mitsubishi Electric Corp.)  
N. Saito (NHK)  
H. Sakaki (Toyota Technological Inst.)  
T. Shibata (Univ. of Tokyo)  
J. Sone (NEC Corp.)  
K. Tada (Kanazawa Inst. of Tech.)  
A. Takahashi (Sharp Corp.)  
K. Taniguchi (Osaka Univ.)  
Y. Tsunashima (Toshiba Corp.)  
H. Uchida (Panasonic Corp.)  
J. Ueda (SILII)  
H. Watanabe (Selete)  
Y. Yasuda (Kochi Univ. of Tech.)  
I. Yokohama (NTT Corp.)  
N. Yokoyama (Fujitsu Labs. Ltd.)

## STEERING COMMITTEE

**Chair:** S. Takagi (Univ. of Tokyo)  
**Vice-chair:** M. Hori (Nagoya Univ.)  
**Secretary:** M. Sugiyama (Univ. of Tokyo)  
S. Iwamoto (Univ. of Tokyo)  
**Member:** K. Endo (AIST)  
K. Kita (Univ. of Tokyo)  
H. Kondo (Nagoya Univ.)  
N. Nishiyama (Tokyo Tech)  
T. Numata (Toshiba Corp.)  
S. Ohya (Univ. of Tokyo)  
T. Sekitani (Univ. of Tokyo)  
K. Takeda (Hitachi, Ltd.)  
M. Takenaka (Univ. of Tokyo)

## INTERNATIONAL ADVISORY COMMITTEE

**Member:** C. Y. Chang (National Chiao Tung Univ.)  
G. Declerck (IMEC)  
L. Esaki (The Sci. and Tech. Promotion Foundation of Ibaraki)  
J. S. Harris (Stanford Univ.)  
K. v. Klitzing (Max Planck Inst.)  
D. L. Kwong (IME)  
Z. J. Li (Tsinghua Univ.)  
M. Nakamura (Hitachi, Ltd.)  
Y. Nishi (Stanford Univ.)  
K. H. Ploog (Paul Drude Inst.)  
T. Sugano (Univ. of Tokyo)  
K. Takahashi (Tokyo Tech.)  
S. Tanaka (ISTEC)

## AWARD COMMITTEE

**Chair:** H. Ishiwara (Tokyo Tech)  
**Executive Secretary:** T. Shibata (Univ. of Tokyo)  
**Member:** Y. Arakawa (Univ. of Tokyo)  
Y. Horiike (NIMS)  
M. Koyanagi (Tohoku Univ.)  
H. Sakaki (Toyota Technological Inst.)  
K. Taniguchi (Osaka Univ.)  
H. Watanabe (Selete)  
N. Yokoyama (Fujitsu Labs. Ltd.)  
S. Zaima (Nagoya Univ.)

## PROGRAM COMMITTEE

**Chair:** K. Masu (Tokyo Tech)  
**Vice-chair:** T. Fukui (Hokkaido Univ.)  
Y. Mochizuki (NEC)  
Yoon-Ha Jeong (POSTECH)  
**Secretary:** K. Uchida (Tokyo Tech)  
S. Hara (Hokkaido Univ.)

### Subcommittee Members:

#### [ 1 ] Advanced Si Processing & Materials Science

**Chair:** J. Yugami (Renesas Electronics Corp.)  
**Vice Chair:** S. Miyazaki (Nagoya Univ.)  
**Vice Chair:** B. H. Lee (GIST)  
**Member:** J. C. S. Woo (UCLA)  
M. F. Li (Fudan Univ.)  
S. Maitrejean (CEA-LETI/MINATEC)  
T. Aoyama (Toshiba Corp.)  
K. Shiraishi (Univ. of Tsukuba)  
S. Tsujikawa (Sony Corp.)  
O. Nakatsuka (Nagoya Univ.)  
T. Nabatame (NIMS)  
Y. Hayami (Fujitsu Semiconductor Ltd.)  
S. Migita (AIST)  
B. Mizuno (UJT Lab. Inc.)

#### [ 2 ] Advanced Interconnect /3-D Integration Science

**Chair:** M. Kodera (Toshiba Corp.)  
**Vice Chair:** M. Matsuura (Renesas Electronics Corp.)  
**Vice Chair:** J. Gambino (IBM)  
**Member:** G. Beyer (IMEC)  
S.Hsu (National Tsinghua Univ.)  
Y. Otsuka (Toray Research Center Inc.)  
K. Ito (Kyoto Univ.)  
S. Ogawa (AIST)  
J. Kodate (NTT Corp.)  
N. Nakano (Keio Univ.)  
M. Nihei (AIST)  
T. Hasegawa (Sony Corp.)  
Y. Hayashi (NEC Electronics Corp.)  
T. Fukushima (Tohoku Univ.)  
S. Matsumoto (Panasonic Corp.)

### [ 3 ] CMOS Devices / Device Physics

**Chair:** H. Wakabayashi (Sony Corp.)  
**Vice Chair:** D. Hisamoto (Hitachi, Ltd.)  
**Vice Chair:** F. Boeuf (STMicroelectronics)  
**Member:** B. Doris (IBM)  
F. L. Yang (National Nano Device Labs.)  
K. Okano (Toshiba Corp.)  
T. Tanaka (Fujitsu Semiconductor Ltd.)  
Y. Nishida (Renesas Electronics Corp.)  
T. Hase (Renesas Electronics Corp.)  
S. Hayashi (Panasonic Corp.)  
T. Hiramoto (Univ. of Tokyo)  
N. Mori (Osaka Univ.)

### [ 4 ] Advanced Memory Technology

**Chair:** A. Nitayama (Toshiba Corp.)  
**Vice Chair:** M. Moniwa (Renesas Electronics Corp.)  
**Vice Chair:** M. J. Tsai (ITRI)  
**Member:** E. Yang (eMemory Technology Inc.)  
G. H. Koh (Samsung Electronics Co., Ltd)  
Y. C. Chen (Macronix International Co., Ltd.)  
K. Ishihara (Sharp Corp.)  
T. Eshita (Fujitsu Semiconductor Ltd.)  
T. Endoh (Tohoku Univ.)  
Y. Sasago (Hitachi, Ltd.)  
K. Hamada (Elpida Memory, Inc.)  
S. Miura (NEC Corp.)

### [ 5 ] Advanced Circuits and Systems

**Chair:** S. Sugawa (Tohoku Univ.)  
**Vice Chair:** T. Koide (Hiroshima Univ.)  
**Vice Chair:** J. C. Guo (National Chiao Tung Univ.)  
**Member:** H. Lin (National Chung Hsing Univ.)  
T. Noll (RWTH Aachen Univ.)  
J. Akita (Kanazawa Univ.)  
M. Ikebe (Hokkaido Univ.)  
Y. Sato (NTT Microsystem Integration Labs.)  
H. Takao (Kagawa Univ.)  
H. Toshiyoshi (Univ. of Tokyo)  
T. Hirose (Kobe Univ.)  
M. Horiguchi (Renesas Electronics, Corp.)  
K. Mizobuchi (Texas Instruments Japan Ltd.)

### [ 6 ] Compound Semiconductor Electron Devices and Related Technologies

**Chair:** T. Hashizume (Hokkaido Univ.)  
**Vice Chair:** S. Tanaka (Shibaura Inst. of Tech.)  
**Vice Chair:** E. Y. Chang (National Chiao Tung Univ.)  
**Member:** G. Meneghesso (Univ. of Padova)

K. S. Seo (Seoul National Univ.)  
K. J. Chen (Hong Kong Univ. of Sci. & Tech.)  
Y. Ohno (Univ. of Tokushima)  
S. Kuroda (Sumitomo Electric Device Innovations, Inc.)  
J. Suda (Kyoto Univ.)  
T. Tanaka (Panasonic Corp.)  
R. Hattori (Mitsubishi Electric Corp.)  
K. Maezawa (Univ. of Toyama)  
Y. Miyamoto (Tokyo Tech)  
S. Yamahata (NTT Corp.)

### [ 7 ] Photonic Devices and Optoelectronic Integration

**Chair:** M. Tokushima (AIST)  
**Vice Chair:** Y. Ishikawa (The Univ. of Tokyo)  
**Vice Chair:** J. Michel (MIT)  
**Member:** K. Akiyama (Mitsubishi Electric Corp.)  
N. Iizuka (Toshiba Corp.)  
H. Isshiki (Univ. of Electro-Communications)  
S. Saito (Hitachi, Ltd.)  
S. Noda (Kyoto Univ.)  
J. Fujikata (NEC Corp.)  
H. Yamada (Tohoku Univ.)  
O. Wada (Kobe Univ.)

### [ 8 ] Advanced Material Synthesis and Crystal Growth Technology

**Chair:** A. Yamada (Tokyo Tech.)  
**Vice Chair:** H. Hibino (NTT Basic Res. Labs.)  
**Vice Chair:** R. Notzel (Eindhoven Univ. of Tech.)  
**Member:** E. S. Tok (National Univ. of Singapore)  
H. Asahi (Osaka Univ.)  
T. Iwai (Fujitsu Labs. Ltd.)  
A. Endou (Tohoku Univ.)  
Y. Sakuma (NIMS)  
M. Takahashi (JAEA)  
M. Nakada (OITDA)  
K. Hara (Shizuoka Univ.)

### [ 9 ] Physics and Application of Novel Functional Devices and Materials

**Chair:** K. Ono (RIKEN)  
**Vice Chair:** Y. Uraoka (NAIST)  
**Vice Chair:** Y. Yeo (National Univ. of Singapore)  
**Member:** V. Ryzhii (Univ. of Aizu)  
W. van der Wiel (Univ. of Twente)  
Y. Kawano (RIKEN)  
A. Kanda (Univ. of Tsukuba)  
H. Gotoh (NTT Corp.)  
Y. Takahashi (Hokkaido Univ.)

K. Tsukagoshi (NIMS)  
T. Fujisawa (Tokyo Tech)  
T. Machida (Univ. of Tokyo)

### [ 10 ] Organic Materials Science, Device Physics, and Applications

**Chair:** K. Kato (Niigata Univ.)  
**Vice Chair:** H. Usui (Tokyo Univ. of Agri. & Tech.)  
**Vice Chair:** C. K. Song (Dong-A Univ.)  
**Member:** S. Ekgasit (Chulalongkorn Univ.)  
S. H. Su (I-Shou Univ.)  
S. Aratani (Hitachi, Ltd.)  
E. Itoh (Shinshu Univ.)  
H. Kajii (Osaka Univ.)  
T. Shimada (Hokkaido Univ.)  
S. Naka (Univ. of Toyama)  
M. Nakamura (Chiba Univ.)  
K. Fujita (Kyushu Univ.)  
H. Maeda (Dai Nippon Printing Co., Ltd.)  
M. Yoshida (AIST)

### [ 11 ] Micro/Nano Electromechanical and Bio-Systems Devices

**Chair:** I. Yamashita (NAIST)  
**Vice Chair:** K. Sawada (Toyohashi Univ. of Tech.)  
**Vice Chair:** S. A. Contera (Univ. of Oxford)  
**Member:** Y. S. Yang (National Chiao Tung Univ.)  
K. Ajito (NTT Corp.)  
J. Ohta (NAIST)  
S. Sasaki (OMRON Corp.)  
M. Sasaki (Toyota Technological Inst.)  
H. Suzuki (Hiroshima Univ.)  
Y. Taguchi (Keio Univ.)  
M. Niwano (Tohoku Univ.)

### [ 12 ] Spintronic Materials and Devices

**Chair:** K. Ando (AIST)  
**Vice Chair:** M. Yamamoto (Hokkaido Univ.)  
**Vice Chair:** J. Zhao (Chinese Academy of Sciences)  
**Member:** S. Seo (Samsung Electronics Corp.)  
K. Ito (Hitachi, Ltd.)  
M. Oogane (Tohoku Univ.)  
Y. Ohno (Tohoku Univ.)  
S. Kuroda (Univ. of Tsukuba)  
H. Saito (AIST)  
M. Tanaka (Univ. of Tokyo)  
K. Yagami (Sony Corp.)

**[ 13 ] Application of Nanotubes, Nanowires, and Graphene**

**Chair:** J. Motohisa (Hokkaido Univ.)  
**Vice Chair:** Y. Ohno (Nagoya Univ.)  
**Vice Chair:** S. Hwang (Korea Univ.)  
**Member:** S. J. Wind (Columbia Univ.)  
N. Aoki (Chiba Univ.)  
S. Akita (Osaka Prefecture Univ.)  
S. Uno (Nagoya Univ.)  
S. Sato (AIST)  
K. Tateno (NTT Corp.)  
K. Nishiguchi (NTT Basic Res. Labs.)  
K. Maehashi (Osaka Univ.)

**[ 14 ] Photovoltaics & Power Semiconductor Devices**

**Chair:** M. Ishiko (Toyota Central R&D Labs.)  
**Vice Chair:** N. Usami (Tohoku Univ.)  
**Vice Chair:** P. Mawby (Univ. of Warwick)  
**Member:** G. Stokkan (Norwegian Univ.)  
T. S. Chow (RPI)  
K. Ohdaira (JAIST)  
I. Omura (Kyushu Inst. of Tech.)  
Y. Komatsu (ECN Solar Energy)  
K. Nishioka (Univ. of Miyazaki)  
A. Masuda (AIST)  
S. Matsumoto (Kyushu Univ.)  
T. Minemoto (Ritsumeikan Univ.)  
M. Mori (Hitachi, Ltd.)

SSDM2010 is subsidized by the following organization:  
\* The Ministry of Education, Culture, Sports, Science and  
Technology

# GENERAL INFORMATION

## DATE

Conference: September 22-24, 2010 (Official language is English)

Short Course: September 21, 2010 (in English)

## CONFERENCE VENUE

### The University of Tokyo

7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-0033, Japan

Phone +81-3-5841-6564 (from Sept. 21 to September 24)

[http://www.u-tokyo.ac.jp/index\\_e.html](http://www.u-tokyo.ac.jp/index_e.html)

SSDM 2010 will be held at Hongo campus, the main campus of the University of Tokyo. The conference rooms are distributed over the campus. For details, see the campus map on the conference website and in Page @@ of this booklet.

### Tokyo Dome Hotel

1-3-61 Koraku, Bunkyo-ku, Tokyo, 112-8562, Japan

Phone: +81-3-5805-2111 Fax: +81-3-5805-2200

<http://www.tokyodome-hotels.co.jp/e/index.html>

Special Plenary Session and Conference Reception will be held at Tokyo Dome Hotel not in the University. The hotel is located close to Korakuen station on Namboku line. This is the next station of Todaimae station. The access map around the hotel is available on the hotel's web site and in Page @@.

## TECHNICAL SESSIONS AND EVENTS

### Oral and Poster Presentations:

The rooms for the technical sessions will be located in Faculty of Engineering Bldg. 2. The poster presentation will be held at Takeda Bldg., which is located in approximately 5 minutes walk from Faculty of Engineering Bldg. 2. See the campus map in Page @@.

### Plenary Sessions:

Plenary Session and Special Plenary Session are scheduled on September 22. Plenary Session will be held at Yasuda Auditorium in The University of Tokyo after the opening session. Special Plenary Session: A Half Century of Esaki Diode and Lasers will be held at TENKU in Tokyo Dome Hotel from 17:00 on the same day. Short abstracts for Plenary and Special Plenary Talks are shown in Page @@

### Conference Reception:

The conference reception will be held at Tokyo Dome Hotel on September 22, 18:10-20:00. The reception will start just after the Special Plenary Session in the next room. The reception is completely free of charge. Participants who register the conference are welcome to the reception. Drinks and appetizers will be served. During the reception, SSDM Young Researcher Award will be awarded.

### Rump Sessions:

SSDM 2010 is organizing two Rump Sessions, which will be held on September 23, 18:30-20:00 at Sanjo Conference Hall. Details can be found on Page @@.

### Short Course:

On September 21, Short course lectures on "Si technology challenges in More Moore and More than Moore era" are arranged. When you are going to attend the course, you are requested to make a registration for short course, not for the conference itself. The scope and contents of the course are shown in Page @@.

### Award Ceremony:

Award Ceremony for SSDM Award and SSDM Paper will be held immediately after the opening session of SSDM 2010 at 10:00AM on September 22.

### Exhibition:

Exhibits will be held at the exhibition space on FORUM, the 2nd floor of Faculty of Engineering Bldg. 2. For details, see Page @@

## REGISTRATION

All participants, who have registered through the conference website, are requested to stop by the registration desk to pick up your name card and conference kit. Please present your confirmation slip which will be e-mailed to you after your payment is confirmed. On-site registration is also available on the desk. The desk will be located on FORUM, the 2nd floor of Faculty of Engineering Bldg. 2.

Open hours are as follows:

September 22	8:30-16:00
	16:00-18:10 in front of Room TENKU in Tokyo Dome Hotel (B1F)
September 23	8:30-17:00
September 24	8:30-15:30

## SPECIAL ISSUE of JJAP

Authors of SSDM2010 papers are encouraged to submit their original papers to the Special Issue of Japanese Journal of Applied Physics which will be published in April 2011.

## INSURANCE

The organizer cannot accept responsibility for accidents that may occur during a delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

## CLIMATE

Tokyo is warm and sometimes humid in September. The temperature range is 18-30°C.

## Electrical Appliances

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Tokyo (conference site) and 60 Hz in western Japan including Kyoto and Osaka.

## Internet Access

Wireless internet access is available at the 1st and 2nd floor of the conference main site, Faculty of Engineering Bldg. 2. The following commercial connection services are available: BB mobile point (Softbank Telecom) <http://tm.softbank.jp/wlan/index.html> Livedoor Wireless (Livedoor) <http://wireless.livedoor.com/> In addition, complementary internet connection will be provided. Detailed information will be included in the congress kit.



## PLENARY SESSION

September 22 (Wednesday) 10:30-12:00  
Yasuda Auditorium, The University of Tokyo

10:30-11:15

“Nanotechnology for Sustainable Society“



**Michiharu Nakamura**  
Director, Hitachi Ltd., Japan

The primary role of nanotechnology is to provide disruptive technologies for social sustainability and industrial revitalization. The theme of this presentation is to discuss the future direction of nanotechnology R&D in a global society. The rapid technological progress seen in the 20<sup>th</sup> century focused on higher performance and better functionality. This technology-push approach, however, is being re-examined since the critical state of global sustainability, resulting from modern industrialization and its accompanying lifestyles which are heavily dependent on massive consumption of natural resources, has been recognized. Society requires that these problems be

solved through technology-based innovations such as “green” and “life” innovations; and it is exciting to imagine how we can resolve such social problems and reinforce industrial competitiveness with advanced nanotechnology R&D. We show that nanotechnology is playing key roles in the spiral cycles of green innovation and life innovation, and that comprehensive approaches including technology development, device feasibility study, system prototyping, and human resource development are crucial in terms of achieving nanotechnology-based innovations. Collaborative R&D centers represented by TIA-nano in Tsukuba will accelerate such activities in Japan. Collaborative efforts between academia, independent R&D institutes, and industry *under one roof* will overcome organizational constraints and work better for technology development, education, and achieving social goals.

11:15-12:00

“More Moore and More Than Moore meeting for 3D in the 21<sup>th</sup> century”



**Simon Deleonibus**  
Research Director, CEA-LETI, France

Co-integrating More than Moore devices with CMOS to interface the outside Multiphysics world brings Functional Diversification. 3D integration will address at wafer level device to packaging technologies capable to reduce cost and improve system performance.

Nanoelectronics linear scaling appeals new 3D integration schemes in order to continue Moore’s law. Unique opportunities exist to increase the devices performances, system complexity and reduce power consumption of mobile, handheld objects. Also new design and functional architectures will be possible

by mixing logic and memory devices to save power consumption and introduce new applications by using neuromorphic or bio inspired approaches. Devices other than CMOS can be co-integrated with CMOS to interface the outside Multiphysics world (MEMS, sensors and actuators, RF devices, power devices,...) allowing new functionalities. 3D Wafer Level Packaging and System on a Wafer allow these new routes. Functional diversification added to Nanoelectronics will make possible new future systems to address increasing societal needs. 3D integration will address, at the wafer level, device to packaging technologies capable of reducing cost and improving system performance.

## SPECIAL PLENARY SESSION "A Half Century of Esaki Diode and Lasers"

September 22 (Wednesday) 17:00-18:10  
TENKU, Tokyo Dome Hotel

17:00-17:35

“50 Years of the Lasers“



**Koichi Shimoda**  
Professor Emeritus, The University of Tokyo, Japan

Invention of the maser by C. H. Townes in 1954 opened the door for generation of coherent electromagnetic wave at higher frequencies than that could be obtained with electronic devices. Competitive research for infrared and optical masers resulted in the achievement of the laser in 1960.

Pulsed laser action in ruby was first observed by T. H. Maiman on May 16, 1960. Then the cw operation of He-Ne laser was achieved by A. Javan and his collaborators on December 12, 1960. They were followed by evolution of a variety of solid-state lasers, gas lasers, semiconductor lasers, liquid lasers, short pulse lasers, as well as laser theories and laser applications. A high-power laser

system may now deliver a peak power of multi-peta watts, while nano-laser may generate single photons. Recent development of new lasers is not restricted by the resonance of atoms and molecules, but by artificial structures. Thus tunable lasers operating in a wide spectral range are being developed. Quantum-dot lasers on the one hand and X-ray free electron lasers on the other hand are now under active investigation.

17:35-18:10

“In Half a Century of Research Career, What Did I Explore?“



**Leo Esaki**  
President, Yokohama College of Pharmacy Chairman, The Science and Tehcnology Promotion Foundation of Ibaraki, Japan

In 1945-46, we physics students were really fascinated by the introduction of the revolutionary knowledge of “Quantum Mechanics” which had not yet been widely disseminated. I was interested in putting the new knowledge of quantum mechanics to practical use.

In 1956, I initiated the investigation of the quantum mechanical tunneling in narrow Ge p-n junctions at SONY, Tokyo. We first obtained a backward diode.

When the junction width narrowed down to about 10 nanometers, the current-flow mechanism was convincingly tunneling not only in the reverse direction but also in the low-voltage range of the forward direction, giving rise to a prominent current-peak. Since the current-peak associated with a negative resistance had never been predicted, the Esaki Tunnel diode - the very first quantum electron device - came as a total surprise in 1957.

In 1969, Esaki and Tsu at IBM T.J. Watson Research Center, New York, proposed a semiconductor superlattice, a “man-made periodic quantum structure” which is engineered by applying the advanced growth technique of MBE, after designing the periodic structure in accordance with the principles of quantum theory in such a way as to exhibit unprecedented electronic properties.

Esaki and his coworkers’ pioneering research on superlattices and quantum wells in the 1970s and 1980s triggered a wide spectrum of experimental and theoretical investigations resulting in not only the observation of a number of intriguing phenomena, but also the emergence of a new class of transport and optoelectronic devices.



## RUMP SESSIONS

**September 23 (Thursday) 18:30-20:30**  
**Room Sanjo Conference Hall**

### Session A (1st Floor)

#### **“Will Carbon Create A New ICT Paradigm Beyond The Silicon Establishments?”**

CNT and recently graphene have been attracting a considerable research interest even in Si community, though only high mobility or migration robustness will not reroute the way to step aside from the red brick wall. So, questions are, whether or not, (i) we will be able to muddle through the present Si research blockade by welcoming a new friend, Mr. Carbon (a tough negotiator), (ii) carbon will really challenge to silicon giant by him/herself (Don Quixote), or (iii) carbon will create application frontiers Si tech has not been so far interested in (a western cowboy). This rump session will discuss challenges (optimistically) and opportunities (positively) of “carbon” for something new from above standpoint. Join our rump session just for a fun as well as for catching some for further Si tech advancement.

Organizer: Y. Mochizuki (NEC)  
Moderator: A. Toriumi (Univ. of. Tokyo)  
M. Nihei (AIST)

Panelists: A. A. Balandin (UC Riverside)  
B. H. Hong (Sungkyunkwan Univ.)  
T. Otsuji (Tohoku Univ.)  
K. Wakabayashi (NIMS)  
J. C. S. Woo (UCLA)

### Session B ("Goden" Basement Floor)

#### **“Silicon Solar Cells” - Their key technologies and future prospects –**

The era of solar energy is coming. Solar cells show a bright future as a clean and inexhaustible electric power source. Their production level has expanded more than 10 GW, and approximately 85% shipped solar cells were crystal and poly-crystal silicon solar cells in 2009. In this rump session, we will discuss the key technologies of silicon solar cells and foresee their future.

Organizer: A. Yamada (Tokyo Tech)  
A. Masuda (AIST)

Panelists: M. Konagai (Tokyo Tech)  
T. Sameshima (Tokyo Univ. of Agri. & Tech.)  
N. Usami (Tohoku Univ.)  
I. Sakata (AIST)

# SHORT COURSE

**September 21 (Tuesday) 11:00-17:30**  
**Room 241, Faculty of Engineering Bldg.2, 4F, Hongo Campus,**  
**The University of Tokyo**

## **“Si technology challenges in More Moore and More than Moore era”**

Organizers: D. Hisamoto (Hitachi, Ltd.) / K. Ohashi (NEC)

\*All lectures are given in English.

ULSI technology has been flourished for over 40 years in line with Moore’s Law, today, however, advanced technologies which can take us beyond the Law (more Moore) or superior technologies (more than Moore) are urgently being pursued. In this short course, the outlook for Si technology challenges today and in the future with regard to the above situation will be presented by spirited tutors from academia and industry. To raise interest and inspire students and young researchers, the issues will be explained from basic theoretical and practical points of view.

11:00-12:00 Overview of Si challenges

A Toriumi, Univ. of Tokyo

13:00-13:50 Advanced CMOS Technology — Continuing challenges to keep Moore's Law —

K. Ishimaru, Toshiba America Electronic Components Inc.

13:50-14:40 Carrier Transport in Advanced CMOS Transistors

N. Mori, Osaka University

14:40-15:30 Electric property fluctuation in deca- nanometer scale MOSFET caused by single electron capture and emission

R. Yamada, Hitachi, Ltd.

15:50-16:40 Si Photonics

K. Wada, Univ. of Tokyo

16:40-17:30 Surface MEMS

H. Toshiyoshi, Univ. of Tokyo

# TECHNICAL PROGRAM

Opening & Plenary Session (Yasuda Auditorium)

Opening & Plenary Session (10:00-12:00)

Chairperson: S. Takagi, Univ. of Tokyo and K. Masu Tokyo Tech

10:00 PL-1-0

Welcome Address

Y. Arakawa, Univ. of Tokyo

Award Ceremony

10:30 PL-1-1

Nanotechnology for Sustainable Society

M. Nakamura, Hitachi Ltd., Japan

The primary role of nanotechnology is to provide disruptive technologies for social sustainability and industrial revitalization. The theme of this presentation is to discuss the future direction of nanotechnology R&D in a global society.

11:15 PL-1-2

More Moore and More Than Moore meeting for 3D in the 21st century

S. Deleonibus, CEA-LETI, France

Co-integrating More than Moore devices with CMOS to interface the outside Multiphysics world brings Functional Diversification. 3D integration will address at wafer level device to packaging technologies capable to reduce cost and improve system performance.

12:00-13:00 Lunch

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-1: Organic Device Physics (Area 10)</b> (13:00-14:15) Chairs: T. Shimada (Hokkaido Univ.) M. Nakamura (Chiba Univ.)</p>	<p><b>B-1: Ge MOS Technology 1 (Area 1)</b> (13:00-14:10) Chairs: J. Yugami (Renesas Electronics Corp.) O. Nakatsuka (Nagoya Univ.)</p>	<p><b>C-1: Low Frequency Noise (Area 3)</b> (13:00-14:20) Chairs: T. Hiramoto (Univ. of Tokyo) T. Tanaka (Fujitsu Semiconductor Ltd.)</p>	<p><b>D-1: Nonlinear Optics (Area 7)</b> (13:00-14:15) Chairs: K. Akiyama (Mitsubishi Electric Corp.) H. Hibino (NTT Basic Res. Lab.)</p>	<p><b>E-1: DRAM (Area 4)</b> (13:00-14:20) Chairs: K. Hamada (Elpida Memory, Inc.) S. Miura (NEC Corp.)</p>	<p><b>F-1: Graphene Structures and Transport (Area 9)</b> (13:00-14:15) Chairs: T. Machida (Univ. of Tokyo) Y. Kawano (RIKEN)</p>
<p><b>13:00 A-1-1 (Invited)</b> <b>Electronic Structures and Electric Properties of Rubrene Single Crystal Studied By Photoemission, Time-of-Flight, and Displacement Current Measurements</b> <i>H. Ishii, Chiba Univ. (Japan)</i> Rubrene single crystal has attracted much attention because it has the highest hole mobility of organic semiconductors so far reported. By overcoming charging problem by laser irradiation, we have succeeded to directly observe the band-dispersion relation. On the basis of the photoemission results as well as time-of-flight mobility measurement, the carrier transport mechanism will be discussed.</p>	<p><b>13:00 B-1-1 (Invited)</b> <b>Defect-Free GOI (Ge on Insulator) by SiGe Mixing-Triggered Liquid-Phase Epitaxy</b> <i>M. Miyao<sup>1</sup>, K. Toko<sup>1,2</sup>, M. Kurosawa<sup>1,2</sup> and T. Sadohi<sup>1,2</sup>, <sup>1</sup>Kyushu Univ. and <sup>2</sup>JSPS (Japan)</i> The present paper reviews our recent progress in the novel GOI growth technique. Following subjects will be discussed: (1) Basic idea for SiGe mixing-triggered rapid melting growth, (2) Defect-free giant GOI (~1 cm length) with high carrier mobility (~1200 cm<sup>2</sup>/Vs), (3) Possible application to 3D-LSI, thin film transistors, and spin-transistors.</p>	<p><b>13:00 C-1-1</b> <b>Contributions of Interface-Trap and Minority-Carrier Responses to C-V characteristics of Al<sub>2</sub>O<sub>3</sub>/InGaAs Capacitors</b> <i>Y. Urabe<sup>1</sup>, N. Miyata<sup>1</sup>, T. Yasuda<sup>1</sup>, H. Yamada<sup>2</sup>, M. Hata<sup>3</sup>, N. Taoka<sup>3</sup>, T. Hoshii<sup>3</sup>, M. Takenaka<sup>3</sup> and S. Takagi<sup>3</sup>, <sup>1</sup>AIST, <sup>2</sup>Sumitomo Chemical Co., Ltd. and <sup>3</sup>Univ. of Tokyo (Japan)</i> We clarified the contribution of minority-carrier response to the C-V and conductance characteristics of ALD-Al<sub>2</sub>O<sub>3</sub>/InGaAs MIS capacitor using the temperature-dependent measurement. As a result, we found that the <i>Gp/ω</i> ridge structure measured at -50°C is mainly composed of the interface-trap responses.</p>	<p><b>13:00 D-1-1 (Invited)</b> <b>Roadmap of ultrafast energy-saving optical semiconductor devices to Year 2025</b> <i>Y. Ueno, Univ. of Electro-Communications (Japan)</i> Evolution in energy efficiency of many-core parallel processors through year 2025 looks unclear, because the serial speed of new electronic cores has stopped to evolve. With reviewing application-research activities in opto-electronics, instead, the author estimates what possibilities the still-crude 100-times-faster serial processors (e.g. 200-Gb/s) will contribute through year 2025.</p>	<p><b>13:00 E-1-1</b> <b>Performance Improvement of a Novel Capacitor-less 1T-DRAM Based on a Lateral p Type Doped Region</b> <i>G. Guegan<sup>1</sup>, G. Molas<sup>1</sup>, S. Puge<sup>2</sup> and C. Raynaud<sup>1</sup>, <sup>1</sup>CEA-LETI/MINATEC and <sup>2</sup>STMicroelectronics (France)</i> A novel architecture is proposed on a standard PD-SOI in order to facilitate the formation of a deep body potential. This new device with significant memory performance improvement, is a promising candidate for future embedded 1T-DRAM.</p>	<p><b>13:00 F-1-1 (Invited)</b> <b>STS Observations of Topological Dirac Fermion on Graphite Surfaces</b> <i>T. Matsui, K. Tagami, M. Tsukada and H. Fukuyama, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>Advanced Coropration (Japan)</i> Surface states of graphite in magnetic field were studied both theoretically and experimentally with scanning tunneling spectroscopy to show that the property of massless Dirac fermion in Graphene is appeared on graphite surfaces.</p>
<p><b>13:30 A-1-2</b> <b>Carrier Propagation Dependence on Applied Potentials in Pentacene OFET Investigated by Impedance Spectroscopy and Electrical Time-of-Flight Techniques</b> <i>J. Lin<sup>1</sup>, M. Weis<sup>2</sup>, D. Taguchi<sup>1</sup>, T. Manaka<sup>1</sup> and M. Iwamoto<sup>1</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>Slovak Aca. Sci (Japan)</i> Impedance spectroscopy and electrical time-of-flight techniques were used for the evaluation of carrier propagation dependence on various applied potentials in a pentacene OFET. These techniques are based on carrier propagation, thus isolates the effect of charge density. The results agree well with our developed model.</p>	<p><b>13:30 B-1-2</b> <b>Advantage of High-pressure Oxidation for Ge/GeO<sub>2</sub> Stack Formation</b> <i>C. H. Lee<sup>1</sup>, T. Nishimura<sup>1,2</sup>, T. Tabata<sup>1</sup>, S. Wang<sup>1</sup>, K. Nagashio<sup>1,2</sup>, K. Kita<sup>1,2</sup> and A. Toriumi<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>JST-CREST (Japan)</i> The PDA for Ge/GeO<sub>2</sub> stack has been systematically investigated, and it has been revealed that LOA is quite important for passivating Ge/GeO<sub>2</sub> interface. However, GeO<sub>2</sub> bulk properties are different between APO- and HPO-grown GeO<sub>2</sub> films.</p>	<p><b>13:30 C-1-2</b> <b>New Insights into Flicker Noise Improvement Mechanism Using Random Telegraph Signal Technique</b> <i>T. L. Li, S. Y. Huang, B. Hung, C. Y. Tzeng and S. Chou, United Microelectronics Corp. (Taiwan)</i> The PDA for Ge/GeO<sub>2</sub> stack has been systematically investigated, and it has been revealed that LOA is quite important for passivating Ge/GeO<sub>2</sub> interface. However, GeO<sub>2</sub> bulk properties are different between APO- and HPO-grown GeO<sub>2</sub> films.</p>	<p><b>13:30 D-1-2</b> <b>Quasi-Phase-Matched Difference Frequency Generation at 3.4 μm in High-Quality GaAs/AlGaAs Waveguides</b> <i>K. Hanashima, I. Ohta, J. Ota, T. Matsushita and T. Kondo, Univ. of Tokyo (Japan)</i> We have succeeded in fabricating high-quality periodically-inverted GaAs/AlGaAs waveguides, and achieved the lowest propagation loss ever reported and reasonable high efficiency in quasi-phase matched difference frequency generation at 3.4 μm.</p>	<p><b>13:20 E-1-2</b> <b>Characterization of junctionless Z-RAM cell</b> <i>C. W. Lee<sup>1</sup>, S. Okhonin<sup>2</sup>, M. Nagoya<sup>2</sup>, A. Kranti<sup>1</sup>, I. Ferain<sup>1</sup>, N. Dehdashiti Akhavan<sup>1</sup>, P. Razavi<sup>1</sup>, R. Yu<sup>1</sup>, R. Yan<sup>1</sup> and J. P. Colinge<sup>1</sup>, <sup>1</sup>Tyndall National Inst. and <sup>2</sup>Innovative Silicon (Ireland)</i> We fabricated the silicon nanowire JunctionLess(JL) proposed for capacitorless 1T DRAM. The JL-MuGFET has more advantage such as a very low leakage current, a low turn-on voltage, extremely easy processing. We believe that this JL based Z-RAM memory will use in sub-nano scale regime.</p>	<p><b>13:30 F-1-2 (Invited)</b> <b>Electronic Transport Properties in Graphene Nanoribbons and Junctions</b> <i>K. Wakabayashi<sup>1,2</sup>, <sup>1</sup>NIMS and <sup>2</sup>PRESTO, JST (Japan)</i> We focus theoretically on the electronic transport properties of graphene nanoribbons and nanojunctions. The presence of a perfectly conducting channel in disordered graphene nanoribbons is pointed out. Nanojunctions are shown to have the zero-conductance anti-resonances associated with the edge states. The condition of the resonances is discussed.</p>

Opening & Plenary Session (Yasuda Auditorium)

Opening & Plenary Session (10:00-12:00)

Chairperson: S. Takagi, Univ. of Tokyo and K. Masu Tokyo Tech

10:00 PL-1-0

Welcome Address

Y. Arakawa, Univ. of Tokyo

Award Ceremony

10:30 PL-1-1

Nanotechnology for Sustainable Society

M. Nakamura, Hitachi Ltd., Japan

The primary role of nanotechnology is to provide disruptive technologies for social sustainability and industrial revitalization. The theme of this presentation is to discuss the future direction of nanotechnology R&D in a global society.

11:15 PL-1-2

More Moore and More Than Moore meeting for 3D in the 21st century

S. Deleonibus, CEA-LETI, France

Co-integrating More than Moore devices with CMOS to interface the outside Multiphysics world brings Functional Diversification. 3D integration will address at wafer level device to packaging technologies capable to reduce cost and improve system performance.

12:00-13:00 Lunch

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-1: RF Circuits and systems (1) (Area 5)</b> (13:00-14:10) Chairs: M. Ikebe (Hokkaido Univ.) H. Takao (Kagawa Univ.)</p>	<p><b>H-1: New Functional Materials (Area 8)</b> (13:00-14:15) Chairs: A. Yamada (Tokyo Tech) B. H. Hong (Korea Univ.)</p>	<p><b>I-1: III-V high-speed and high-frequency transistors (Area 6)</b> (13:00-14:15) Chairs: S. Tanaka (Shibaura Inst. of Tech.) S. Yamahata (NTT Corp.)</p>	<p><b>J-1: Carbon Nanotube Devices (Area 13)</b> (13:00-14:15) Chairs: Y. Ohno (Nagoya Univ.) S. Suzuki (NTT Corp.)</p>	<p><b>K-1: Modeling of Power LDMOSFET (Area 14)</b> (13:30-14:00) Chairs: T. S. Chow (Rensselaer Polytechnic Institute) M. Ishiko (Toyota Central R&amp;D Labs., Inc.)</p>	<p><b>L-1: Biosensors (Area 11)</b> (13:00-14:15) Chairs: K. Ajito (NTT Corp.) S. Contera (Univ. of Oxford)</p>
<p><b>13:00 G-1-1 (Invited)</b> <b>Evolution of Transceiver Architectures toward Software-Defined and Cognitive Radios</b> <i>T. Tsukahara, T. Tushima and H. Ito, Univ. of Aizu (Japan)</i> The evolution of CMOS transceiver architectures is described, especially focusing on SDR and CR applications. After explaining some examples of transceiver designs, we propose a high-precision complex quadrature modulator suitable for SDR and CR transmitters. It features an inherent correction mechanism of phase and amplitude errors.</p>	<p><b>13:00 H-1-1 (Invited)</b> <b>Let us update the present status of research on magnetic semiconductors</b> <i>H. Mumekata, Tokyo Tech (Japan)</i> Present status at to research on III-V-based, oxide-based, and group-IV based magnetic semiconductors will be discussed, together with potential, future applications which may not be restricted within the limit of devices for electrical computers.</p>	<p><b>13:00 I-1-1 (Invited)</b> <b>Adding Value to CMOS through Heterogeneous Integration</b> <i>Y. Royter, P. R. Patterson, J. C. Li, K. R. Elliot, T. Hussain, M. F. Boag-O'bryen, J. R. Duvall, M. C. Montes, D. A. Hitko, M. Sokolich, D. H. Chow and P. D. Brewer, HRL Laboratories, LLC (USA)</i> Technology capable of wafer-scale device-level integration of InP HBTs and CMOS has been developed, making full simultaneous utilization of III-V device speed and CMOS circuit complexity possible. Resulting circuits maintain maximum CMOS integration density and HBT performance without significant CMOS or HBT degradation, and produce high yield heterogeneous interconnects with &lt; 5um length.</p>	<p><b>13:00 J-1-1 (Invited)</b> <b>Synthesis and dry deposition of SWCNT networks for flexible, transparent conductors and field effect transistors</b> <i>A. Kaskela<sup>1</sup>, A. G. Nashibulin<sup>1</sup>, M. Y. Zavodchikova<sup>1</sup>, B. Aitchison<sup>2</sup>, Y. Tian<sup>1</sup>, Z. Zhu<sup>1</sup>, H. Jiang<sup>1</sup>, D. P. Brown<sup>2</sup> and E. I. Kauppinen<sup>1</sup>, <sup>1</sup>Aalto University and <sup>2</sup>Canatu Oy (FINLAND)</i> We present the floating Fe catalyst synthesis of high quality SWCNTs from CO. Methods for SWCNT dry deposition onto polymeric substrates at ambient temperature to manufacture transparent thin film FETs and conducting films are discussed.</p>	<p><b>13:30 K-1-1</b> <b>Multi-fingered LDMOS thermal analysis based on a distributed thermal network</b> <i>S. Hniki<sup>1,2,3</sup>, G. Bertrand<sup>1</sup>, A. Canepari, M. Minondo, H. Jaouen and F. Morancho<sup>2,3</sup>, <sup>1</sup>STMicroelectronics, <sup>2</sup>CNRS-LAAS and <sup>3</sup>Université de Toulouse (France)</i> Self-heating is commonly responsible in performance degradation for HV devices. This paper presents a distributed thermal network tool named GenSHE, allowing to have an accuracy insight into the thermal coupling. Simulation results have been compared with experimental data.</p>	<p><b>13:00 L-1-1 (Invited)</b> <b>Detection of biomolecular recognition using Bio-transistors</b> <i>Y. Miyahara, C. Hamai-Kataoka, A. Matsumoto T. Goda and Y. Maeda, NIMS (Japan)</i> We have been investigating direct interaction between biomolecular charges and charged carriers in semiconductor materials. Field effect transistors have been used to detect biomolecular recognition based on electrostatic interaction. The platform based on the bio-transistors is suitable for a simple and inexpensive system for clinical research and diagnostics.</p>
<p><b>13:30 G-1-2</b> <b>A 6-10 GHz CMOS Tunable Power Amplifier for Reconfigurable RF Transceivers</b> <i>J. Y. Hong, D. Imanishi, K. Okada and A. Matsuzawa, Tokyo Tech (Japan)</i> A CMOS power amplifier with a tunable output impedance matching is proposed for a multi-standard transceiver that operates at frequency band from 6 to 10GHz. The output 1-dB compression point, saturated output power and maximum PAE are larger than 15.5 dBm, 19.8 dBm and 7.1%, respectively.</p>	<p><b>13:30 H-1-2</b> <b>In situ Observation of Fe growth on GaAs(001) and InAs(001) by X-ray diffraction</b> <i>S. Fujikawa and M. Takahashi, JAEA (Japan)</i> We evaluated Fe films on GaAs(001) and InAs(001) by in-situ X-ray diffraction measurements with increasing Fe thickness. While the Fe/InAs was strained even at 30 ML, Fe/GaAs was already relaxed at 4 ML.</p>	<p><b>13:30 I-1-2</b> <b>InP/InGaAs MOSFET with Back-Electrode Structure Bonded on Si Substrate Using a BCB Adhesive Layer</b> <i>T. Kanazawa, R. Terao, Y. Yamaguchi, S. Ikeda, Y. Yanai and Y. Miyamoto, Tokyo Tech (Japan)</i> We demonstrated InP/InGaAs/InP channel MOSFET with a back-metal gate on Si using the BCB bonding. In the I-V measurement with dual-gate operation, the drain current of 880 mA/mm and transconductance of 450 mS/mm were achieved.</p>	<p><b>13:30 J-1-2</b> <b>Characterization of Carbon Nanotube Thin Film Transistors by Scanning Probe Microscopy</b> <i>Y. Okigawa, Y. Ohno, S. Kishimoto and T. Mizutani, Nagoya Univ. (Japan)</i> We measured carbon nanotube (CNT) - thin-film transistors in detail by Kelvin probe force microscopy, point-contact current-imaging AFM, and scanning gate microscopy. Non uniform images which correlated each other were obtained even in the randomly- oriented 2D networks of CNTs.</p>	<p><b>13:45 K-1-2</b> <b>Modeling of RESURF LDMOS for Accurate Prediction of Junction Condition on Device Characteristics</b> <i>T. Saito<sup>1,2</sup>, T. Tanaka<sup>1</sup>, T. Hayashi, K. Kikuchi, Hara, T. Kanamoto, H. Masuda, M. Miyake, S. Amakawa, H. J. Mattausch and M. Miura-Mattausch, <sup>1</sup>Renesas Electronics Corp. and <sup>2</sup>Hiroshima Univ. (Japan)</i> The compact model for high-voltage MOSFETs HiSIM_HV was extended to RESURF structure. The model considers the influence of the dynamically varying depletion width at the drain/substrate junction, causing the resistance modification and the expansion effect of impact ionization.</p>	<p><b>13:30 L-1-2</b> <b>Sensitivity Improvement of Biosensors Using Si Ring Optical Resonators</b> <i>M. Fukuyama, Y. Amemiya, Y. Abe, Y. Onishi, A. Hirowatari, K. Terao, T. Ikeda, A. Kuroda and S. Yokoyama, Hiroshima Univ. (Japan)</i> The sensitivity of antigen detection using Si ring optical resonators is found to be in the order of 10-6 g/ml. Using the variety of approach it was suggested that the sensitivity of the biosensor will be improved by factor of 100. Then the practical Si ring biosensor will be realized.</p>

# Wednesday, September 22

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-1: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>13:45 A-1-3</b>  <b>Transient Absorption Decay Characteristics at Visible Wavelength Region for NMe<sub>2</sub>-Silole:Fluorene Blend Film</b>  <i>T. Fukuda<sup>1</sup>, A. Furube<sup>2</sup>, R. Kobayashi<sup>1</sup>, N. Kamata<sup>1</sup> and K. Hatano<sup>1</sup>, <sup>1</sup>Saitama Univ. and <sup>2</sup>AIST (Japan)</i>                      We investigated charge carrier dynamics in a silole doped F8BT blend film by measuring transient absorption decay at a visible wavelength region. The transient absorption characteristics are useful to understand carrier dynamics in organic material, and they were measured by femtosecond pump-probe technique.</p> <p><b>14:00 A-1-4</b>  <b>Computational Analysis of Electron Injection on Light-Emitting Polymer/Cathode Interface</b>  <i>I. Yamashita, H. Onuma, R. Nagumo, R. Miura, A. Suzuki, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan)</i>                      We simulated the electron injection on the light-emitting polymer/cathode interface by using a quantum chemistry calculation and Monte Carlo method. We investigated the relationship between structure of the interface and electron injection properties.</p>	<p><b>B-1: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p><b>13:50 B-1-3</b>  <b>Nature of Interface Traps in Ge MIS Structures with GeO<sub>2</sub> Interfacial Layers</b>  <i>N. Taoka<sup>1</sup>, W. Mizubayashi<sup>1</sup>, Y. Morita<sup>1</sup>, S. Migita<sup>1</sup>, H. Ota<sup>1</sup> and S. Takagi<sup>1,2</sup>, <sup>1</sup>MIRAI-NIRC and <sup>2</sup>Univ. of Tokyo (Japan)</i>                      Ge MIS interface properties with GeO<sub>2</sub> interfacial layers have been systematically investigated. It is found that the natures of the interface traps depend on oxidation temperatures, and that acceptor-like traps are widely distributed in bandgap.</p>	<p><b>C-1: CMOS Devices / Device Physics (Area 3)</b></p> <p><b>13:40 C-1-3</b>  <b>Drastic reduction of the low frequency noise in Si(100) p-MOSFETs</b>  <i>P. Gaubert, A. Teramoto, R. Kuroda, Y. Nakao, H. Tanaka and T. Ohmi, Tohoku Univ. (Japan)</i>                      On the account of new fabrication processes, we demonstrate in this paper that very efficient ways for reducing the 1/f noise in MOSFETs have been achieved. Moreover, a drop down to almost 4 decades can be expected regarding the Si(100) p-MOSFETs.</p> <p><b>14:00 C-1-4</b>  <b>Layout Dependent STI Stress Effect on High Frequency Performance and Flicker Noise in Nanoscale CMOS Devices</b>  <i>K. L. Yeh, C. Y. Ku and J. C. Guo, National Chiao Tung Univ. (Taiwan)</i>                      The impact of MOSFET layout dependent stress on high frequency performance and flicker noise is investigated. Donut MOSFETs, attributed to the suppression of STI transverse stress and excess traps can realize the lowest flicker noise and improved FT.</p>	<p><b>D-1: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>13:45 D-1-3</b>  <b>Experimental Observation of Self-Phase Modulation in ZnO Channel Waveguides</b>  <i>E. Y. Morales Teraoka<sup>1</sup>, D. H. Broaddus<sup>2</sup>, T. Kita<sup>1</sup>, A. Tsukazaki<sup>1,3</sup>, M. Kawasaki<sup>1,3,4</sup>, A. L. Gaeta<sup>2</sup> and H. Yamada<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Cornell Univ., <sup>3</sup>PRESTO, Japan Science and Technology Agency, <sup>4</sup>WPI Advanced Institute for Materials Research and <sup>5</sup>CRESTO, Japan Science and Technology Agency (Japan)</i>                      We demonstrate spectral broadening of femto-second pulses due to SPM in the fabricated ZnO waveguides. Using the obtained measurements, we estimate the nonlinear strength parameter and the nonlinear refractive index.</p> <p><b>14:00 D-1-4</b>  <b>Remarkable Enhancement of Optical Kerr Signal by Increasing Quality Factor in a GaAs/AlAs Multilayer Cavity</b>  <i>K. Morita, T. Takahashi, T. Kitada and T. Isu, Univ. of Tokushima (Japan)</i>                      The spectral widths of the laser pulses were tuned to the cavity modes and the Q dependent optical Kerr signal was investigated using GaAs/AlAs multilayer cavity structure. We have revealed that the optical Kerr signal was remarkably enhanced by Q (proportional to Q<sup>4</sup>) in our cavity.</p>	<p><b>E-1: Advanced Memory Technology (Area 4)</b></p> <p><b>13:40 E-1-3</b>  <b>A Study of a Data Retention Characteristic for Various Schemes of Gate Oxide Formation in Sub-50-nm Saddle-Fin Transistor DRAM Technology</b>  <i>S. W. Ryu, S. K. Chun, T. Jang, B. Lee, D. Lee, M. Yoo, S. Cha, J. G. Jeong and S. J. Hong, Hynix Semiconductor Inc. (Korea)</i>                      A data retention characteristic has been investigated for different gate oxide formation schemes with saddle-fin transistor DRAM. It was confirmed that the interface traps by charge pumping method strongly affected the data retention time.</p> <p><b>14:00 E-1-4</b>  <b>An analysis of Conduction Mechanism and Reliability Characteristics of MIM Capacitor with Single ZrO<sub>2</sub> Layer</b>  <i>H. M. Kwon<sup>1</sup>, I. S. Han<sup>1</sup>, S. U. Park<sup>1</sup>, J. D. Bok<sup>1</sup>, Y. J. Jung<sup>1</sup>, H. S. Shin<sup>1</sup>, C. Y. Kang<sup>1</sup>, B. H. Lee<sup>2</sup>, R. Jammy<sup>2</sup> and H. D. Lee<sup>3</sup>, <sup>1</sup>Chungnam National Univ., <sup>2</sup>SEMATECH and <sup>3</sup>GIST (Korea)</i>                      In this paper, current transport mechanism and reliability of MIM capacitor with single zirconium oxide layer are characterized in depth.</p>	<p><b>F-1: Physics and Application of Novel Functional Devices and Materials (Area 9)</b></p> <p><b>14:00 F-1-3</b>  <b>Field-Effect in Multiple Graphene Layer Structures</b>  <i>M. Ryzhii<sup>1,3</sup>, T. Otsuji<sup>2,3</sup>, V. Mitin<sup>4</sup>, M. S. Shur<sup>5</sup> and V. Ryzhii<sup>1,3</sup>, <sup>1</sup>Univ. of Aizu, <sup>2</sup>Tohoku Univ., <sup>3</sup>J. Sci. Technol. Agency, <sup>4</sup>Univ. at Buffalo and <sup>5</sup>Rensselaer Polytech. Inst. (Japan)</i>                      The field effect in gated multiple-graphene layer structures is studied. The distributions of the potential, Fermi energy, and electron density over the graphene layers are calculated.</p>
<p><b>Coffee Break (2F FORUM)</b></p>					
<p><b>A-2: Electric Characterization of Organic Semiconductors</b>                      (14:45-15:45)                      Chairs: M. Yoshida (AIST)                      E. Itoh (Shinshu Univ.)</p> <p><b>14:45 A-2-1 (Invited)</b>  <b>Non-Contact Measurement of Charge Carrier Mobility in Inorganic and Organic Semiconductor Materials</b>  <i>S. Seki<sup>1,2</sup>, A. Asano, Y. Honsho<sup>1</sup> and A. Saeki<sup>1,2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>PRESTO, JST (Japan)</i>                      Intrinsic charge carrier mobility in inorganic and organic semiconductor materials is determined by non-contact microwave measurement technique as the short-range transport properties of charge carriers, and discussed in relation to the values by several conventional techniques.</p> <p><b>15:15 A-2-2</b>  <b>Probing of Transient Electric Field Distribution in ITO/PI/P3HT/Au Using Time-Resolved Second Harmonic Generation Measurement</b>  <i>R. Miyazawa, D. Taguchi, T. Manaka and M. Iwamoto, Tokyo Tech (Japan)</i>                      The discovery of highly conducting organic materials, e.g., pentacene, polythiophene, etc. has resulted in studies of their possible application to organic electronics devices, such as organic electroluminescent devices (OLEDs), organic solar cells and organic field-effect transistors (OFETs).</p>	<p><b>B-2: Ge MOS Technology 2</b>                      (14:45-16:05)                      Chairs: S. Miyazaki (Nagoya Univ.)                      T. Nabatame (NIMS)</p> <p><b>14:45 B-2-1</b>  <b>Effects of GeO<sub>2</sub>-Metal Interaction on V<sub>FB</sub> of GeO<sub>2</sub> MIS Gate Stacks</b>  <i>F. I. Alzakia<sup>1</sup>, K. Kita<sup>1,2</sup>, T. Nishimura<sup>1,2</sup>, k. Nagashio<sup>1,2</sup> and A. Toriumi<sup>1</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>JST-CREST (Japan)</i>                      The flatband voltages (VFB) of GeO<sub>2</sub> gate stacks with various metals have been investigated. The metal-GeO<sub>2</sub> interaction, which is pronounced for high work function metals, significantly affects the VFB of GeO<sub>2</sub> MIS stacks.</p> <p><b>15:05 B-2-2</b>  <b>Single-Crystalline (100) Ge Stripes with High Mobilities Formed on Insulating Substrates by Rapid-Melting-Growth with Artificial Single-Crystal Si Seeds</b>  <i>K. Toko, T. Sakane, H. Yokoyama, M. Kurosawa, T. Sadoh and M. Miyao, Kyushu Univ. (Japan)</i>                      Orientations of single-crystal Ge stripes are controlled to (100) planes on insulating substrates by SiGe-mixing triggered melting-growth combined with the Si (100) micro-seed technique. In addition, defect-free Ge with the high hole mobility is demonstrated.</p>	<p><b>C-2: Transport Physics</b>                      (14:45-16:05)                      Chairs: Y. Nishida (Renesas Electronics Corp.)                      N. Mori (Osaka Univ.)</p> <p><b>14:45 C-2-1</b>  <b>Abrupt Source Heterostructures with Lateral-Relaxed/Strained Layers for Quasi-Ballistic CMOS Transistors using Lateral Strain Control Technique of Strained Substrates</b>  <i>T. Mizuno<sup>1,2</sup>, M. Hasegawa<sup>1</sup>, K. Ikeda<sup>3</sup>, M. Nojiri<sup>4</sup> and T. Horikawa<sup>2</sup>, <sup>1</sup>Kanagawa Univ., <sup>2</sup>MIRAI-NIRC, <sup>3</sup>MIRAI-Toshiba and <sup>4</sup>AIST (Japan)</i>                      We have experimentally studied abrupt source relaxed-/strained-layers heterojunction structures for quasi-ballistic CMOS, by a local O<sup>+</sup> ion implantation induced relaxation technique of strained substrates with SiO<sub>2</sub> mask patterns.</p> <p><b>15:05 C-2-2</b>  <b>Impact of Transistor Layout Configuration on Current Drive Performance in (100)/&lt;110&gt; and (100)/&lt;100&gt; SiGe channel pMOSFETs: Comparative Study to Si channel</b>  <i>K. Nakatsuka, H. Okamoto, H. Itokawa, K. Okano, T. Izumida, M. Kondo, T. Morooka, I. Mizushima, A. Azuma, N. Aoki, S. Inaba and Y. Toyoshima, Toshiba Corp. (Japan)</i>                      We systematically studied the mobility modulation by transistor layout configuration in Si and SiGe channel pMOSFETs, and found that hole mobility in &lt;100&gt;/(100) channel SiGe is the highest in short and narrow channel pMOSFETs.</p>	<p><b>D-2: Advanced Design and Measurement</b>                      (14:45-15:45)                      Chairs: H. Yamada (Tohoku Univ.)                      K. Akiyama (Mitsubishi Electric Corp.)</p> <p><b>14:45 D-2-1</b>  <b>Time-Resolved Measurements on Sum Frequency Generation Strongly Enhanced in (113)B GaAs/AlAs Coupled Multilayer Cavity</b>  <i>F. Tanaka, T. Takimoto, K. Morita, T. Kitada and T. Isu, Univ. of Tokushima (Japan)</i>                      In this study, strong SFG from the (113)B coupled multilayer cavity was confirmed to originate from the interference between the enhanced internal light electric fields of the cavity modes by time-resolved measurements.</p> <p><b>15:00 D-2-2</b>  <b>Development of half-cladding semiconductor photonic device structure for surface transmission of light waves</b>  <i>N. Yamamoto<sup>1</sup>, D. Murakami<sup>2</sup>, H. Fujioka<sup>3</sup>, K. Akahane<sup>2</sup>, T. Kawanishi, H. Sotobayashi<sup>1</sup> and H. Takai<sup>1</sup>, <sup>1</sup>NICT, <sup>2</sup>Tokyo Denki Univ. and <sup>3</sup>Aoyama Gakuin Univ. (Japan)</i>                      We propose a half-cladding semiconductor laser (HaCL) structure to achieve a surface transmission of light-waves in the novel photonic device. A light emission from the fabricated HaCL structure is successfully demonstrated under the current injection.</p>	<p><b>E-2: Flash memory I</b>                      (14:45-16:05)                      Chairs: T. Endoh (Tohoku University)                      E. Yang (eMemory Technology Inc.)</p> <p><b>14:45 E-2-1</b>  <b>Improvement of Data Retention in NAND Flash Memory for beyond 3x nm using HTO Liner and IPD Thickness Optimization</b>  <i>J. S. Leem, J. Seo, B. K. Kim, K. S. Kim, H. H. Chang, K. O. Ahn, S. K. Lee and S. J. Hong, Hynix Semiconductor Inc. (Korea)</i>                      In this paper, we present our results on how to improve reliability with optimizing mechanical stress in active and interpoly dielectrics thickness, and confirmed the results through various simulations and test methods on 41nm NAND technology.</p> <p><b>15:05 E-2-2</b>  <b>The Operation Algorithm for Improving the Reliability of Triple Level Cell NAND Flash Characteristics</b>  <i>B. Park, D.W. Lee, S. Cho, B. W. Kang, S. Park, M. K. Cho, K. O. Ahn and Y. Koh, Hynix Semiconductor Inc. (Korea)</i>                      As the NAND flash market demands for larger capacity at a low cost increase, the feature-size scaling and multi-level per cell have been developed. In this paper, we present the newly adopted operation algorithms and their results such as AEV (Alternative Erase and Verify), various biasing in grouped W/Ls and VNR (Virtual Negative Read) in TLC (Triple Level Cell) NAND flash memory device.</p>	<p><b>F-2: Novel Structures</b>                      (14:45-16:00)                      Chairs: T. Matsui (Univ. of Tokyo)                      K. Wakabayashi (NIMS)</p> <p><b>14:45 F-2-1</b>  <b>Piezoelectric control of coupled vibration in elastically coupled nanomechanical oscillators</b>  <i>H. Okamoto<sup>1</sup>, C. Y. Chang<sup>1,3</sup>, K. Onomitsu<sup>1</sup>, E. Y. Chang<sup>2</sup> and H. Yamaguchi<sup>1</sup>, <sup>1</sup>NTT Basic Res. Labs. and <sup>2</sup>National Chiao Tung Univ. (Japan)</i>                      We have demonstrated all-piezoelectric operation of coupled nanomechanical oscillators at room temperature. We will be able to use the piezoelectric control of coupled vibration for applications of coupled nanomechanical oscillators, such as highly sensitive sensors.</p> <p><b>15:00 F-2-2</b>  <b>Ge nanowires for nanoscale nonvolatile memory applications</b>  <i>S. Maikap<sup>1</sup>, S. Majumdar<sup>1,2</sup>, W. Banerjee<sup>1</sup>, S. Mondal<sup>1</sup>, S. Manna<sup>2</sup> and S. K. Ray<sup>1</sup>, <sup>1</sup>Chang Gung Univ. and <sup>2</sup>Indian Institute of Technology, Kharagpur (Taiwan)</i>                      The Ge nanowires are prepared by VLS method. A broad peak in photoluminescence spectrum is due to germanium-oxygen vacancies. Good flash and resistive memory devices are obtained using Ge nanowire MOS structure for the first time.</p>



## Wednesday, September 22

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-1: Advanced Circuits and Systems (Area 5)</b>  <b>13:50 G-1-3</b>  <b>RF Signal Generator Based on Time-to-Analog Converter Using Multi-Ring Oscillators in 90nm CMOS</b>  <i>K. Nakano, S. Amakawa, N. Ishihara and K. Masu, Tokyo Tech (Japan)</i>                      In this paper, a scalable wideband RF signal generator that uses a time-to-analog conversion technique using multi-ring oscillators is proposed and confirmed by fabricating a chip using 90nm CMOS.</p>	<p><b>H-1: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b>  <b>13:45 H-1-3</b>  <b>Luminescence Characteristics and Annealing Effect of Tb-doped AIBNO Films for Inorganic Electroluminescence Devices</b>  <i>K. Masumoto<sup>1</sup>, A. Semba<sup>1</sup>, C. Kimura<sup>1</sup>, T. Taniguchi<sup>2</sup>, K. Watanabe<sup>2</sup> and H. Aoki<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>National Inst. for Materials Sci. (Japan)</i>                      Inorganic electroluminescence devices have attracted attention owing to their application in low-power-consumption displays. However, the operating voltage is very high. To lower the operating voltage, we have investigated Tb-doped AIBNO films as the luminescence layer.</p> <p><b>14:00 H-1-4</b>  <b>Influence of Nitrogen Doping on the LaAlO Film Properties</b>  <i>M. Honjo, N. Komatsu, C. Kimura and H. Aoki, Osaka Univ. (Japan)</i>                      We have investigated the influence on the electrical and optical properties of the LaAlON (N: 0/4%) films of nitrogen doping as a way of improving the water resistance.</p>	<p><b>I-1: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b>  <b>13:45 I-1-3</b>  <b>Source/Drain Engineering for In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs: Raised Source/Drain with <i>In Situ</i> Doping for Series Resistance Reduction</b>  <i>X. Gong<sup>1</sup>, H.C. Chin<sup>1</sup>, S.M. Koh<sup>1</sup>, L. Wang<sup>1</sup>, Ivana<sup>1</sup>, Z. Zhu<sup>1</sup>, B. Wang<sup>2</sup>, C.K. Chia<sup>2</sup> and Y.C. Yeo<sup>1</sup>, <sup>1</sup>National Univ. of Singapore and <sup>2</sup>Inst. of Materials Res. and Engineering, Agency for Sci. Tech. and Res. (Singapore)</i>                      We report the first demonstration of In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs with in situ doped raised source/drain (S/D) regions. By using the new S/D architecture, a ~30% reduction in series resistance Rs can be obtained, leading to enhancement in I<sub>DSAT</sub> of the In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs.</p> <p><b>14:00 I-1-4</b>  <b>A sub 350°C GaSb pMOSFET with ALD high-k dielectric</b>  <i>A. Nainani, T. Irisawa, Y. Sun, F. Crnogorac and K. Saraswat, Stanford Univ. (USA)</i>                      Bandgap &amp; offsets for ALD Al<sub>2</sub>O<sub>3</sub> on GaSb are calculated using SRPES. Interface characteristics are investigated using C/G-V. p+/n diode with ION/IOFF &gt; 5E4 is developed. Finally, output characteristics on self-aligned GaSb-pMOSFET are presented.</p>	<p><b>J-1: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b>  <b>13:45 J-1-3</b>  <b>Study on Device Parameters of Carbon Nanotube FETs to Realize Steep Subthreshold Slope of less than 60 mV/decade</b>  <i>B. P. Algul<sup>1</sup>, T. Koderá, S. Oda<sup>2</sup> and K. Uchida<sup>1</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>QNERC (Japan)</i>                      In carbon nanotube FETs (CNFETs) device parameters to observe subthreshold slope (SS) of less than 60 mV/dec have been studied. It is demonstrated, for the first time, that band-to-band tunneling (BTBT) current can be greatly enhanced by reducing the thickness of inter-layer oxide (t<sub>int</sub>) between substrate and CNT.</p> <p><b>14:00 J-1-4</b>  <b>Metal-Catalyst-Free Growth of Carbon Nanotubes for CMOS Integration</b>  <i>T. Uchino<sup>1</sup>, G. N. Ayre<sup>1</sup>, D. C. Smith<sup>1</sup>, J. L. Hutchison<sup>2</sup>, C. H. de Groot<sup>2</sup> and P. Ashburn<sup>1</sup>, <sup>1</sup>Univ. of Southampton and <sup>2</sup>Univ. of Oxford (UK)</i>                      Metal-catalyst-free growth of carbon nanotube (CNT) on SiO<sub>2</sub> using a thin Ge film is reported for the first time. This growth process is used to produce back gate CNFETs with Pd source/drain contacts.</p>	<p><b>K-1: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b>  <b>13:45 L-1-3</b>  <b>Fast DNA sequencing with nanopore-embedded graphene electrodes</b>  <i>Y. He<sup>1</sup>, R. H. Scheicher<sup>2</sup>, A. Grigoriev<sup>2</sup>, R. Ahuja<sup>2,3</sup>, S. Long<sup>1</sup>, Z. Ji<sup>1</sup>, Z. Yu<sup>1</sup> and M. Liu<sup>1</sup>, <sup>1</sup>Laboratory of nano-Fabrication and Novel Devices Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, <sup>2</sup>Condensed Matter Theory Group, Department of Physics and Astronomy, Uppsala University and <sup>3</sup>Applied Materials Physics, Department of Materials and Engineering, Royal Institute of Technology (China)</i>                      We set up model and perform simulation of DNA sequencing with nanopore-embedded graphene nanoelectrodes. Simulation results show that compared to sequencing with gold nanoelectrodes, much improved discrimination of different nucleotides and single-base resolution are achieved. The achieved results can provide a design guide for future realization of nanopore-based electrical DNA sequencing.</p> <p><b>14:00 L-1-4</b>  <b>Poly Crystalline Silicon Nanowire Field-Effect Transistor for Real-Time Detection of Influenza Virus DNA</b>  <i>C. Y. Hsiao<sup>1</sup>, W. T. Lai<sup>1</sup>, M. P. Lu<sup>2</sup> and Y. S. Yang<sup>1,2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)</i>                      Real-time detection of avian influenza H5 virus DNA using crystalline captured DNA probe modified poly crystalline nanowire field-effect transistor was demonstrated. The result indicated that a simple, quick, and high sensitive biosensor can be developed.</p>	<p><b>L-1: Micro/Nano electromechanical and Bio-Systems (Devices) (Area 11)</b>  <b>13:45 L-1-3</b>  <b>Fast DNA sequencing with nanopore-embedded graphene electrodes</b>  <i>Y. He<sup>1</sup>, R. H. Scheicher<sup>2</sup>, A. Grigoriev<sup>2</sup>, R. Ahuja<sup>2,3</sup>, S. Long<sup>1</sup>, Z. Ji<sup>1</sup>, Z. Yu<sup>1</sup> and M. Liu<sup>1</sup>, <sup>1</sup>Laboratory of nano-Fabrication and Novel Devices Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, <sup>2</sup>Condensed Matter Theory Group, Department of Physics and Astronomy, Uppsala University and <sup>3</sup>Applied Materials Physics, Department of Materials and Engineering, Royal Institute of Technology (China)</i>                      We set up model and perform simulation of DNA sequencing with nanopore-embedded graphene nanoelectrodes. Simulation results show that compared to sequencing with gold nanoelectrodes, much improved discrimination of different nucleotides and single-base resolution are achieved. The achieved results can provide a design guide for future realization of nanopore-based electrical DNA sequencing.</p> <p><b>14:00 L-1-4</b>  <b>Poly Crystalline Silicon Nanowire Field-Effect Transistor for Real-Time Detection of Influenza Virus DNA</b>  <i>C. Y. Hsiao<sup>1</sup>, W. T. Lai<sup>1</sup>, M. P. Lu<sup>2</sup> and Y. S. Yang<sup>1,2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)</i>                      Real-time detection of avian influenza H5 virus DNA using crystalline captured DNA probe modified poly crystalline nanowire field-effect transistor was demonstrated. The result indicated that a simple, quick, and high sensitive biosensor can be developed.</p>
<b>Coffee Break (2F FORUM)</b>					
<p><b>G-2: RF Circuits and systems (2)</b>                      (14:45-16:05)                      Chairs: H. Takao (Kagawa Univ.)                      M. Ikebe (Hokkaido Univ.)</p> <p><b>14:45 G-2-1</b>  <b>A 5.4-9.2 GHz 19.5 dB CMOS UWB Receiver Frontend Low Noise Amplifier for Confocal Imaging System</b>  <i>A. Azhari, S. Kubota, A. Toya, N. Sasaki and T. Kikkawa, Hiroshima Univ. (Japan)</i>                      A 5.4-9.2 GHz CMOS LNA for UWB wireless communication with 19.5 dB power gain and 3.5 dB noise figure is presented. Wireless communication of Gaussian monocycle pulse by horn antennas and LNA is also investigated.</p> <p><b>15:05 G-2-2</b>  <b>Confocal Imaging System Using 28.2 Gsample/s UWB Sampling Circuit</b>  <i>A. Toya, N. Sasaki, S. Kubota and T. Kikkawa, Hiroshima Univ. (Japan)</i>                      A confocal imaging technique was presented for detecting a target. To realize the technique in CMOS, a high-sampling rate sampling circuit is required. Here, we adopted the 28.2 GSample/s sampling circuit with an improved multiplexer.</p>	<p><b>H-2: Growth of Grapheme for Electronics Applications</b>                      (14:45-16:00)                      Chairs: H. Hibino (NTT Basic Res. Labs.)                      H. Munekata(Tokyo Tech)</p> <p><b>14:45 H-2-1 (Invited)</b>  <b>Towards Industrial Applications of Graphene Electrodes</b>  <i>B. H. Hong, Sungkyunkwan Univ. (Korea)</i>                      We introduce ultra-large scale (~30 inch) synthesis, roll-to-roll transfer, and chemical doping of graphene films showing excellent electrical and physical properties suitable for practical applications.</p> <p><b>15:15 H-2-2</b>  <b>Uniformity of Graphene CVD Growth Depending on the Thickness and Domain Structure of Epitaxial Metal Films</b>  <i>S. Yoshii, K. Nozawa, K. Toyoda and N. Matsukawa, Panasonic Corp. (Japan)</i>                      We investigated the graphene growth on epitaxial Ni, Ru and Co films. Locally enhanced segregation at grain boundary was found to be one of the major sources of non-uniformity. Uniform graphene growth was achieved with a single domain thin Ru film, in which grain boundaries were eliminated and segregation was suppressed.</p>	<p><b>I-2: GaN HEMTs</b>                      (14:45-16:00)                      Chairs: Y. Ohno (Univ. of Tokushima)                      S. Kuroda (Sumitomo Electric Device Innovations, Inc.)</p> <p><b>14:45 I-2-1 (Invited)</b>  <b>Integration Technologies for GaN Power Transistors</b>  <i>T. Ueda, T. Tanaka and D. Ueda, Panasonic Corp. (Japan)</i>                      Newly developed technologies for mono-lithic integration of GaN power switching transistors are reviewed. The topics include the world first GaN-based inverter IC, a novel chip layout eliminating undesired surface flashover to achieve high breakdown voltages with low on-state resistances.</p> <p><b>15:15 I-2-2</b>  <b>High-Gain and High-Bandwidth AlGaIn/GaN HEMT Comparator</b>  <i>A. M. H. Kwan, K. Y. Wong, X. Liu and K. J. Chen, Hong Kong Univ. of Sci. and Tech. (Hong Kong)</i>                      The dynamic response of AlGaIn/GaN HEMT voltage comparator was characterized. This comparator with active load demonstrates superior performance of high gain (&gt;31dB) and wide bandwidth (&gt;4MHz), and small propagation delay time (&lt;20ns) over a wide range of temperatures up to 250 deg C.</p>	<p><b>J-2: Carbon Nanotube Properties and Transport</b>                      (14:45-16:00)                      Chairs: S. Sato (AIST)                      S. Akita (Osaka Prefecture Univ.)</p> <p><b>14:45 J-2-1</b>  <b>Single Wall Carbon Nanotube Growth from Boron- and Nitrogen-Containing Feedstocks</b>  <i>S. Suzuki and H. Hibino, NTT Corp. (Japan)</i>                      BN-doped SWCNTs were successfully grown by thermal CVD method. Blueshifts of Raman spectra were clearly observed, which is an indication of considerable carrier doping. Our results indicate the possibility of both bandgap tuning and carrier doping of SWNTs.</p> <p><b>15:00 J-2-2</b>  <b>Transient thermal response of an individual carbon nanotube</b>  <i>Y. Ohshima, T. Arie and S. Akita, Osaka Prefecture Univ. (Japan)</i>                      We have investigated the transient thermal response of an individual MWNT under the Joule heating. The suspended MWNT showed the response time within 100 ns corresponding to the transient properties of the electrical input power.</p>	<p><b>K-2: Power Module Technology</b>                      (14:45-15:45)                      Chairs: T. Shinobe (Toshiba Corp.)                      S. Matumoto (Kyushu Inst. of Tech.)</p> <p><b>14:45 K-2-1 (Invited)</b>  <b>High Performance Silicon Carbide Power Modules for Extreme Environment Applications</b>  <i>A. B. Lostetter, J. Hornberger, B. McPherson, R. Shaw, B. Reese and M. Schupbach, Arkansas Power Electronics International, Inc. (USA)</i>                      In this presentation, APEI, Inc. will discuss the status of development of our high performance SiC power modules for extreme environment applications.</p> <p><b>15:15 K-2-2 (Invited)</b>  <b>Review of Power Converter Temperature and Loss Simulation using Compact Device Models</b>  <i>P. A. Mavby and A. T. Bryant, Univ. of Warwick (UK)</i>                      This paper describes the simulation technique developed for the determining the losses in high power converters. (The state of the art models are based on fundamental understanding of the power semiconductor devices that underpin this rapidly evolving technology.</p>	<p><b>L-2: Silicon Based Biomedical Devices</b>                      (14:45-16:00)                      Chairs: Y. S. Yang (National Chiao Tung Univ.)                      J. Ohta (NAIST)</p> <p><b>14:45 L-2-1 (Invited)</b>  <b>Advanced Silicon Integration Technologies for Lab-on-Chip and Implantable Device Applications</b>  <i>C. V. Hoof<sup>2</sup> and M. O. D. Beeck<sup>1</sup>, <sup>1</sup>IMEC and <sup>2</sup>Katholieke Univ. Leuven (Belgium)</i>                      This paper will present silicon-based enablers of eHealth. Ultra-low-power circuits will enable wearable wireless health assistants, advanced silicon integration and packaging will enable miniaturized implantable systems, and silicon-based sensors and microsystems will enable Lab-on-Chip (LoC) solutions for personal diagnostics.</p> <p><b>15:15 L-2-2</b>  <b>Electronic immunochromatography embedding RFID sensor</b>  <i>Y. Yazawa, C. Gouda, A. Shiratori, T. Oonishi, K. Watanabe and K. Uchida, Hitachi, Ltd. (Japan)</i>                      A novel sensitive and quantitative POCT device—incorporating a chemiluminescent reaction and RFID sensor chips into an immunochromatographical test strip—with easy operability was developed and demonstrated.</p>

## Wednesday, September 22

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-2: Organic Materials Science, Device Physics, and Applications (Area 10)</b>  <b>15:30 A-2-3</b>  <b>Grain boundary effect on charge transport in pentacene thin films</b>  <i>M. Weis<sup>1</sup>, K. Gmucova<sup>1</sup>, V. Nadazdy<sup>1</sup>, D. Hasko<sup>2</sup>, D. Taguchi<sup>3</sup>, T. Manaka<sup>4</sup> and M. Iwamoto<sup>5</sup>, <sup>1</sup>Slovak Academy of Sciences, <sup>2</sup>International Laser Centre and <sup>3</sup>Tokyo Tech. (Slovakia)</i>                      We illustrates with the organic field-effect transistors decrease of the effective mobility and presence of traps with decrease of the grain size. Accumulation of the defects on the grain boundary is also discussed.</p>	<p><b>B-2: Advanced Si Processing &amp; Materials Science (Area 1)</b>  <b>15:25 B-2-3</b>  <b>Suppression of ALD-Induced Degradation of Ge MOS Interface Properties by Low Power Plasma Nitridation of GeO<sub>2</sub></b>  <i>R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka and S. Takagi, Univ. of Tokyo (Japan)</i>                      A low power plasma nitridation process to an ultra thin GeO<sub>2</sub> IL was proposed to eliminate the degradation induced by ALD Al<sub>2</sub>O<sub>3</sub> deposition, without losing the superior MOS interface properties of GeO<sub>2</sub>/Ge.</p> <p><b>15:45 B-2-4</b>  <b>GeO Desorption Mechanism from GeO<sub>2</sub>/Ge Stack Determined by <sup>73</sup>Ge Labeling Technique in Thermal Desorption Spectroscopy (TDS) Analysis</b>  <i>S. K. Wang<sup>1</sup>, K. Kita<sup>1,2</sup>, T. Nishimura<sup>1,2</sup>, K. Nagashio<sup>1,2</sup> and A. Toriumi<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>JST-CREST (Japan)</i>                      Desorption mechanism of GeO from GeO<sub>2</sub>/Ge has been studied. We conclude that the GeO desorption initiates from the GeO<sub>2</sub> surface by using <sup>73</sup>Ge labeling technique. Two kinds of GeO desorption (uniform and non-uniform) has been demonstrated.</p>	<p><b>C-2: CMOS Devices / Device Physics (Area 3)</b>  <b>15:25 C-2-3</b>  <b>Experimental Investigation and Modeling for Surface Roughness Limited Mobility in Strained pMOSFETs</b>  <i>W. P. N. Chen, J. J. Y. Kuo, B. K. Y. Lu and P. Su, National Chiao Tung Univ. (Taiwan)</i>                      This work provides an experimental assessment of surface roughness scattering limited mobility under process-induced uniaxial strain. By accurate split C-V mobility extraction method, the surface roughness scattering limited mobility of advanced strained short channel devices has been extracted at cryogenic temperature to suppress phonon scattering mechanism.</p> <p><b>15:45 C-2-4</b>  <b>Impact of the Channel Direction Dependent Low Field Hole Mobility on Si(100)</b>  <i>R. Kuroda, A. Teramoto, S. Sugawa and T. Ohmi, Tohoku Univ. (Japan)</i>                      The channel direction dependency of low field hole mobility characteristics due to the direction dependency of heavy hole effective mass is experimentally observed for pMOS fabricated on the atomically flat silicon (100) orientation surface.</p>	<p><b>D-2: Photonic Devices and Optoelectronic Integration (Area 7)</b>  <b>15:15 D-2-3</b>  <b>Design Rules and Characterisation of Electrically Pumped VECSELS</b>  <i>D. T. D. Childs, J. Orchard, L. C. Lin, B. J. Stevens, D. Williams and R. A. Hogg, Univ. of Sheffield (UK)</i>                      We present details of the design rules and trade offs in the realisation of CW room temperature operating VECSELS. We focus on measurements of thermal effects specific to electrically pumped devices.</p> <p><b>15:30 D-2-4</b>  <b>Programmable optically reconfigurable gate array using a silver-halide holographic memory including six configuration contexts</b>  <i>S. Kubota and M. Watanabe, Shizuoka Univ. (Japan)</i>                      This paper presents a practical demonstration of a programmable optically reconfigurable gate array (PORGAs) using a silver-halide holographic memory including six configuration contexts. Aspects of the PORGAs architecture performance were analyzed experimentally.</p>	<p><b>E-2: Advanced Memory Technology (Area 4)</b>  <b>15:25 E-2-3</b>  <b>The Evaluation Method and Characteristics of IPD layer in TLC (Triple Level Cell) NAND Flash</b>  <i>B. D. Jo, Y. Jeong, J. Y. Park, P. H. Kim, S. J. Park, M. K. Cho, K. O. Ahn and Y. Koh, Hynix Semiconductor Inc. (Korea)</i>                      As NAND flash market demand for larger capacity at low cost increases, the feature-size scaling and multi-level per bit have been developed. Hence, Triple Level Cell (3 bits per cell) is being intensively developed now. In this paper, we present newly adopted evaluation method of IPD layer and its characteristics in terms of charge trap, program saturation V<sub>th</sub> and charge loss according to PV levels in TLC NAND flash.</p> <p><b>15:45 E-2-4</b>  <b>A Low Power and Improving Read Disturb Characteristics by Using Multi-CSL Architecture in MLC NAND Flash Memory</b>  <i>M. Kang<sup>1,2</sup>, K. T. Park<sup>2</sup>, Y. Song<sup>2</sup>, S. Lee<sup>2</sup>, Y. Lim<sup>2</sup>, K. D. Suh<sup>1</sup> and H. Shin<sup>1</sup>, <sup>1</sup>Seoul National Univ., <sup>2</sup>Samsung Electronics Co., Ltd. and <sup>3</sup>Sungkyunkwan Univ. (Korea)</i>                      In this paper, a new NAND string and its read operation scheme using multi-common source line (CSL) architecture to suppress power consumption and improve the read disturb characteristics were proposed in 40 nm NAND technology.</p>	<p><b>F-2: Physics and Application of Novel Functional Devices and Materials (Area 9)</b>  <b>15:15 F-2-3</b>  <b>Observation of Resistive Switching in ZnO Single Crystal Whiskers</b>  <i>R. Mohan and S.J. Kim<sup>1</sup>, Jeju Nat. Univ. (Korea)</i>                      The resistive memory switching in ZnO single crystal whiskers has been investigated. Anomalous resistance fluctuations between intermediate resistance states and RON state have been observed by using the current bias method.</p> <p><b>15:30 F-2-4</b>  <b>Formation of thin-film-like Ge quantum dots array in thermally oxidizing SiGe pillar technique for energy harvest/conversion applications</b>  <i>C. C. Wang, K. H. Chen, C. Y. Chien and P. W. Li, National Central Univ. (Taiwan)</i>                      We propose a simple method, thermally oxidizing vertical SiGe pillar matrix, for generating dense and size-tunable Ge QD array in a self-organized manner. The knowledge gained from this 3D QD array system is readily transferable for fabricating QD photovoltaic and TE devices.</p> <p><b>15:45 F-2-5</b>  <b>KFM Observation of Single-Electron Filling in Isolated and Clustered Dopants</b>  <i>M. Anwar<sup>1</sup>, D. Moraru<sup>1</sup>, M. Ligowski<sup>1,2</sup>, T. Mizuno<sup>1</sup>, R. Jablonski<sup>2</sup>, Y. Ono<sup>3</sup> and M. Tabé<sup>1</sup>, <sup>1</sup>Shizuoka Univ., <sup>2</sup>Warsaw Univ. of Tech. and <sup>3</sup>NTT Basic Res. Labs. (Japan)</i>                      We utilized LT-KFM to characterize charging effects in thin P-doped SOI-FETs. We observe single-electron filling, with changing V<sub>BG</sub>, in isolated and in clusters of dopants. This observation will provide support for design of electronic devices based on single-electron charging of individual dopants.</p>

### Special Plenary Session: A Half Century of Esaki Diode and Lasers (Tokyo Dome Hotel)

**Special Plenary Session (17:00-18:10)**  
 Y. Arakawa, Univ. of Tokyo, Japan

**17:00 PL-2-1**  
 50 Years of the Laser  
 K. Shimoda, Univ. of Tokyo, Japan

**17:35 PL-2-2**  
 In Half a Century of Research Career, What did I Explore?  
 L. Esaki, Yokohama College of Pharmacy / The Science and Tehcnology Promotion Foundation of Ibaraki, Japan

18:10-20:00 Reception (Tokyo Dome Hotel)

## Wednesday, September 22

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-2: Advanced Circuits and Systems (Area 5)</b></p> <p><b>15:25 G-2-3</b>  <b>Wide-Frequency-Range Low-Noise Injection-locked Ring VCO for UWB Applications in 90 nm CMOS</b>  <i>S. Y. Lee, S. Amakawa, N. Ishihara and K. Masu, Tokyo Tech (Japan)</i>                      A scalable, wide-frequency-range (2.62-10.5GHz) and low-noise injection-locked VCO is proposed. In this work, by using an injection locking technique, a 1-MHz-offset phase noise of <math>-119\text{dBc/Hz}</math> at 10GHz was achieved with comparable power consumption.</p> <p><b>15:45 G-2-4</b>  <b>A 26GHz Transceiver Chipset for Short Range Radar using Post-Passivation Interconnection</b>  <i>S. Ujita, Y. Kawai, K. Kaibara, N. Negoro, T. Fukuda, H. Sakai, T. Ueda and T. Tanaka, Panasonic Corp. (Japan)</i>                      26GHz spread-spectrum transceiver chipset for short-range radar fabricated using post-passivation interconnection is presented. Frequency triplers lower the local oscillation frequency, which suppress the carrier leakage. Balun in Rx-IC increases the dynamic range.</p>	<p><b>H-2: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p><b>15:30 H-2-3</b>  <b>Synthesis of High Quality Graphene Using Diamond-Like Carbon (DLC) as Solid Carbon Source</b>  <i>B. Liu<sup>1</sup>, G. Han<sup>1</sup>, M. C. Yang<sup>2</sup>, Q. Zhou<sup>1</sup>, S. M. Koh<sup>1</sup> and Y. C. Yeo<sup>1</sup>, <sup>1</sup>National University of Singapore and <sup>2</sup>Data Storage Institute (Singapore)</i>                      We report the first demonstration of synthesis of high quality graphene using Diamond-Like Carbon (DLC) as solid carbon source. DLC thickness, nickel thickness, SiO<sub>2</sub> capping layer, and annealing temperature are demonstrated to affect graphene quality.</p> <p><b>15:45 H-2-4</b>  <b>TEM characterization of epitaxial graphene formed on Si(111), Si(110), Si(100)</b>  <i>H. Handa<sup>1</sup>, R. Takahashi<sup>1</sup>, S. Abe<sup>1</sup>, K. Imaizumi<sup>1</sup>, M. H. Jung<sup>1</sup>, S. Ito<sup>2</sup>, H. Fukidome<sup>1</sup> and M. Suemitsu<sup>1,3</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>CREST-JST (Japan)</i>                      Graphene forms on 3C-SiC thin films grown on Si substrates by annealing the SiC films in UHV. In this paper, we have conducted cross-sectional TEM measurements on graphene, focusing on the Si surface orientational dependence.</p>	<p><b>I-2: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p><b>15:30 I-2-3</b>  <b>Suppression of gate leakage and enhancement of gate dielectric for AlGaIn/GaN MOS-HEMTs</b>  <i>J. Freedman, T. Kubo, A. Watanabe, S. L. Selvaraj and T. Egawa, Nagoya Inst. of Tech. (Japan)</i>                      We have fabricated AlO nano particles based MOS-HEMT. The MOS-HEMT exhibit good pinch off features with reduced gate leakage and improved breakdown voltage when compared to conventional HEMT. The observed Id-max and gm-max for MIS-HEMT are 425 mA/mm and 121 mS/mm respectively.</p> <p><b>15:45 I-2-4</b>  <b>In situ Silane Surface Passivation for Gate-First Undoped AlGaIn/GaN HEMTs with Minimum Current Collapse and High-Permittivity Dielectric</b>  <i>X. Liu<sup>1</sup>, H. C. Chin<sup>1</sup>, E. K. F. Low<sup>1</sup>, W. Liu<sup>2</sup>, L. S. Tan<sup>1</sup> and Y. C. Yeo<sup>1</sup>, <sup>1</sup>National University of Singapore and <sup>2</sup>Inst. of Materials Res. and Engineering, Agency for Sci. Tech. and Res. (Singapore)</i>                      An in situ surface passivation technology comprising vacuum anneal and silane treatment was integrated in the fabrication of undoped AlGaIn/GaN metal-oxide-semiconductor high electron mobility transistors (MOS-HEMTs). Excellent DC characteristics with minimum current collapse at room temperature were obtained. DC characteristics at high temperatures were also investigated.</p>	<p><b>J-2: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b></p> <p><b>15:15 J-2-3</b>  <b>Doubly-suspended carbon nanotube resonator for ultrasensitive mass measurement</b>  <i>K. Oda<sup>1</sup>, T. Arie<sup>1,2</sup> and S. Akita<sup>1,2</sup>, <sup>1</sup>Osaka Prefecture Univ. and <sup>2</sup>CREST-JST (Japan)</i>                      We investigated the oscillation of the doubly-suspended CNT resonator in air and in vacuum by measuring the drain current. The resonant frequency increased with increasing the absolute value of the gate voltage.</p> <p><b>15:30 J-2-4</b>  <b>Electronic transport of single-wall carbon nanotubes with superconducting contacts</b>  <i>M. Shimizu<sup>1,2</sup>, H. Akimoto<sup>1</sup> and K. Ishibashi<sup>1</sup>, <sup>1</sup>RIKEN and <sup>2</sup>Tokyo Univ. of Science (Japan)</i>                      We will report our on-going study of the electronic transport properties of the single wall carbon nanotube quantum dot with Al contacts in the high transparency regime and in the intermediate transparency regime (Kondo regime).</p> <p><b>15:45 J-2-5 (Late News)</b>  <b>Vertically-Aligned ZnO Nanowire Arrays and Their Application as UV Sensors</b>  <i>W. Mai<sup>1,2</sup>, J. Zhou<sup>1</sup>, P. Gao<sup>1</sup>, C. Lao<sup>1</sup> and Z. L. Wang<sup>1</sup>, <sup>1</sup>Georgia Inst. of Tech. and <sup>2</sup>Jinan Univ. (USA)</i>                      As a direct wide band-gap (3.37eV) semiconductor with a large exciton binding energy (60meV), ZnO is one of the most important semiconductor materials for applications in optoelectronics, sensors, and actuators. For the known one-dimensional (1D) nanomaterials, ZnO nanowires and nanobelts are among the most promising and most extensively studied 1D nanostructures due to their interesting properties.</p>	<p><b>K-2: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b></p>	<p><b>L-2: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b></p> <p><b>15:30 L-2-3</b>  <b>Highly Accurate Optical Stimulation of Neuron using Si Neural Probe with Optical Waveguide</b>  <i>R. Kobayashi, S. Lee, S. Kanno, Y. Yukita, K. Lee, T. Fukushima, T. Ishizuka, H. Mushiake, H. Yao, M. Koyanagi and T. Tanaka, Tohoku Univ. (Japan)</i>                      A novel Si neural probe with micromachined optical waveguide for optical stimulation of neurons is proposed. We fabricated a carefully-designed Si neural probe and evaluated optical characteristics such as a propagation pattern and output patterns.</p> <p><b>15:45 L-2-4</b>  <b>Fabrication and in vivo Evaluation of High Performance Stimulus Electrodes Employed in a CMOS Chip for Retinal Prosthesis</b>  <i>T. Noda<sup>1</sup>, S. Tomimatsu<sup>1</sup>, K. Sasagawa<sup>1</sup>, T. Tokuda<sup>1</sup>, Y. Terasawa<sup>2</sup>, K. Nishida<sup>3</sup>, T. Fujikado<sup>3</sup> and J. Ohta<sup>1</sup>, <sup>1</sup>NAIST, <sup>2</sup>NIDEK Co., Ltd. and <sup>3</sup>Osaka Univ. (Japan)</i>                      Iridium oxide electrodes with high charge delivery capacity (CDC), employed in CMOS chips for retinal prosthesis, were fabricated. Relationship of fabrication process parameter with CDC was evaluated through electrochemical method. In vivo evaluation was performed using fabricated electrodes, and it confirmed that retinal stimulation was possible.</p>

**Special Plenary Session: A Half Century of Esaki Diode and Lasers (Tokyo Dome Hotel)**

**Special Plenary Session (17:00-18:10)**

Y. Arakawa, Univ. of Tokyo, Japan

**17:00 PL-2-1**

50 Years of the Laser

K. Shimoda, Univ. of Tokyo, Japan

**17:35 PL-2-2**

In Half a Century of Research Career, What did I Explore?

L. Esaki, Yokohama College of Pharmacy / The Science and Tehcnology Promotion Foundation of Ibaraki, Japan

**18:10-20:00 Reception (Tokyo Dome Hotel)**

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-3: Organic Materials Science, Device Physics, and Applications (Area 10)</b>                      A-3: Organic Light Emitting Diodes (9:00-10:30)                      Chairs: S. Naka (Univ. of Toyama) S. Aratani (Hitachi, Ltd.)</p>	<p><b>B-3: Advanced Si Processing &amp; Materials Science (Area 1)</b>                      B-3: High-k Gate Stack (9:00-10:30)                      Chairs: T. Nabatame (NIMS) K. Shiraishi (Univ. of Tsukuba)</p>	<p><b>C-3: CMOS Devices / Device Physics (Area 3)</b>                      C-3: Tunnel &amp; Schottky-S/D FETs (9:00-10:30)                      Chairs: K. Okano (Toshiba Corp.) T. Hase (Renesas Electronics Corp.)</p>	<p><b>D-3: Photonic Devices and Optoelectronic Integration (Area 7)</b>                      D-3: GaN LED (9:00-10:45)                      Chairs: Y. Ishikawa (Univ. of Tokyo) N. Iizuka (Toshiba Corp.)</p>	<p><b>E-3: Advanced Memory Technology (Area 4)</b>                      E-3: Flash memory II (9:00-10:50)                      Chairs: Y. Sasago (Hitachi, Ltd.) M. Moniwa (Renesas Electronics Corp.)</p>	<p><b>F-3: Physics and Application of Novel Functional Devices and Materials (Area 9)</b>                      F-3: Spin Manipulation and Photon Detection (9:00-10:45)                      Chairs: H. Gotoh (NTT Corp.) H. Kosaka (Tohoku Univ.)</p>
<p><b>9:00 A-3-1</b>  <b>Improved the power efficiency of white phosphorescent organic light-emitting diode with thin double emitting-layers and hole-trapping mechanism</b>                      F. S. Juang<sup>1</sup>, S. H. Wang<sup>1</sup>, Y. S. Tsai<sup>1</sup>, M. H. Gao<sup>1</sup>, Y. Chi<sup>2</sup> and H. P. Shieh<sup>3</sup>, <sup>1</sup>National Formosa Univ., <sup>2</sup>National Tsing Hua Univ. and <sup>3</sup>National Chiao Tung Univ. (Taiwan)                      Highly-efficiency white PHOLED can be achieved by using thin double-emission layers and doping red phosphor on interface between two emission layers. The yield and power efficiency reach 23.5 cd/A and 17.5 lm/w at 1000 cd/m<sup>2</sup>.</p>	<p><b>9:00 B-3-1 (Invited)</b>  <b>Atomic mechanism of Flat band voltage shifts by Oxide dipole Layers in High K-Metal Gate Stacks</b>                      J. Robertson and L. Lin, Cambridge Univ. (UK)                      The atomic mechanism of the flat band voltage shifts by oxide capping layers is obtained from ab-initio calculations. It is due to the group electronegativity effect, and change of screening at the dielectric interface.</p>	<p><b>9:00 C-3-1 (Invited)</b>  <b>Tunnel FET Promise and Challenges</b>                      T. -J. King Liu and S. H. Kim, Univ. of California Berkeley (USA)                      This paper reviews recent advancements in tunnel field effect transistor (TFET) technology and assesses its promise for overcoming the energy efficiency limit of CMOS technology. Challenges for practical implementation of low-cost, low-power TFET digital logic are discussed.</p>	<p><b>9:00 D-3-1</b>  <b>InGaN-based Blue Light-Emitting Diodes with Electron Blocking Layer Fabricated on Patterned Sapphire Substrates</b>                      K. T. Liu<sup>1</sup>, C. K. Hsu<sup>2</sup> and S. J. Chang<sup>2</sup>, <sup>1</sup>Univ. of Cheng Shiu and <sup>2</sup>National Cheng Kung Univ. (Taiwan)                      InGaN-based blue light-emitting diode (LED) with electron blocking layer (EBL) fabricated on patterned sapphire substrate (PSS) have been investigated. It is found that PSS-EBL LED have a 209% enhancement in light output power as compared with that of the conventional LED. The improvement can be attributed to the reduction in dislocation density and the better carrier confinement from EBL.</p>	<p><b>9:00 E-3-1 (Invited)</b>  <b>Current Development Status and Future Challenges of Charge-Trapping NAND Flash</b>                      H. T. Lue, K. Y. Hsieh and C. Y. Lu, Macronix International Co., Ltd. (Taiwan)                      Although conventional floating gate (FG) Flash memory has already gone into the 2Xnm node, the technology challenges are formidable beyond 20nm. 3D Charge-trapping (CT) NAND is fore-cast as a promising solution to continue NAND Flash scaling for another decade. In this paper, technology challenges of 3D CT NAND and the poly-silicon thin film transistor (TFT) issues will be addressed in detail.</p>	<p><b>9:00 F-3-1 (Invited)</b>  <b>Quantum media conversion from a photon to an electron spin</b>                      H. Kosaka, H. Shigyou, T. Inagaki, Y. Mitsumori, K. Edamatsu, T. Kutsuwa, M. Kuwahara, K. Ono, Y. Rikitake, N. Yokoshi and H. Imamura, Tohoku Univ. (Japan)                      We present a way of quantum media conversion from a photon to an electron together with the reverse conversion from an electron to a photon using a semiconductor quantum structure.</p>
<p><b>9:15 A-3-2</b>  <b>Current Density Dependence of Transient Properties in Green Phosphorescent Organic Light-Emitting Diodes</b>                      H. Kajii, N. Takahota, Y. Wang and Y. Ohmori, Osaka Univ. (Japan)                      We studied the current density dependence of transient characteristics of green phosphorescent OLEDs. We discussed the transient electroluminescence of green phosphorescent OLEDs using pulses of alternating current sine-waves with various frequencies.</p>	<p><b>9:30 B-3-2</b>  <b>Oxygen vacancy mobility and diffusion coefficient determined from current measurements in SiO<sub>2</sub>/HfO<sub>2</sub>/TiN stacks</b>                      S. Zafar, H. Jagannathan, L. F. Edge and D. Gupta, IBM (USA)                      A novel method for measuring oxygen vacancy diffusion in thin (&lt; 5nm) HfO<sub>2</sub> gate dielectric stacks from transient gate current measurements is presented.</p>	<p><b>9:30 C-3-2</b>  <b>Optimization of Silicon p-channel Tunnel FET with Dual k Spacer</b>                      H. Virani, S. Gundapaneni and A. Kottantharayil, Indian Inst. of Tech. (India)                      A dual-k spacer concept is proposed and evaluated in underlap and non-underlap p-channel Silicon tunnel FETs for the first time using extensive device simulations. The dual-k spacer consist of an inner layer made of a high k material and an outer layer made of a low-k material.</p>	<p><b>9:15 D-3-2</b>  <b>Enhanced Light Output of Vertical GaN-Based Light-Emitting Diodes with a Distributed Bragg Reflector and a Roughened GaO<sub>x</sub> Surface Film</b>                      W. C. Lee<sup>1</sup>, K. M. Uang<sup>2</sup>, T. M. Chen, D. M. Kuo<sup>1</sup>, P. R. Wang, P. H. Wang and S. J. Wang, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Wufeng Inst. of Tech. (Taiwan)                      The use of a highly reflective DBR CB layer and surface roughening by KrF excimer laser for the fabrication of high-power VLEDs are demonstrated. Enhancement in Lop by 68% at 350 mA has been obtained.</p>	<p><b>9:30 E-3-2</b>  <b>Collective Tunneling Model in Charge Trap Type NVM Cell</b>                      M. Muraguchi<sup>1</sup>, Y. Sakurai<sup>2</sup>, Y. Takada<sup>2</sup>, Y. Shigeta<sup>1</sup>, M. Ikeda<sup>1</sup>, K. Makihara<sup>1</sup>, S. Miyazaki<sup>1</sup>, S. Nomura<sup>1</sup>, K. Shiraishi<sup>2</sup>, T. Endoh<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Univ. of Tsukuba, <sup>3</sup>Hiroshima Univ. and <sup>4</sup>Univ. of Hyogo (Japan)                      We propose new tunneling model in the charge trap NVM cell, where the electron collectively tunnels to the trap sites in the programming mode. This insight is very important to design for MLC CT-cell.</p>	<p><b>9:30 F-3-2</b>  <b>Spin-relaxation Dynamics of Excited Trion States in an InAs Quantum Dot</b>                      Y. Igarashi<sup>1,2</sup>, M. Shirane<sup>1,2</sup>, Y. Ota<sup>2,3</sup>, M. Nomura<sup>2</sup>, N. Kumagai<sup>2</sup>, S. Ohkouchi<sup>2</sup>, A. Kirihara, S. Ishida, S. Iwamoto, S. Yorozu and Y. Arakawa<sup>3</sup>, <sup>1</sup>NEC Corp., <sup>2</sup>INQIE and <sup>3</sup>Univ. of Tokyo (Japan)                      We performed photoluminescence and photon cross-correlation measurements of charged (bi) exciton states in a quantum dot (QD). Compared with numerical simulations, we evaluated spin-relaxation rates of QD hole-spins.</p>
<p><b>9:30 A-3-3</b>  <b>High efficiency phosphorescent organic light-emitting diode by incorporating an electron transport material into emitting layer</b>                      F. S. Juang<sup>1</sup>, S. H. Wang<sup>1</sup>, Y. K. Tsai<sup>1</sup>, B. S. Hsieh<sup>1</sup>, Y. Chi<sup>2</sup> and H. P. Shieh<sup>3</sup>, <sup>1</sup>National Formosa Univ., <sup>2</sup>National Tsing Hua Univ. and <sup>3</sup>National Chiao Tung Univ. (Taiwan)                      Hole transport-type host (TCTA) and electron transport material (TmPyPB) incorporated as mixed-host structure to improve the injection of carriers. White PHOLED shown the yield of 32 cd/A and power efficiency of 20 lm/W (1000 cd/m<sup>2</sup>).</p>	<p><b>9:50 B-3-3</b>  <b>Fermi-level Pinning and NBTI Free of CMOS HfO<sub>2</sub> By Pre-CF<sub>4</sub> Plasma Passivation</b>                      H. H. Chiu, C. S. Lai and J. C. Wang, Chang Gung Univ. (Taiwan)                      Advanced performance and reliability were achieved with a zero-IL CMOS by CF<sub>4</sub> plasma pre-treatment. A new physical model of interfacial reaction suppression and F re-incorporation were presented to explain FLP free and turn-around NBTI phenomenon.</p>	<p><b>9:50 C-3-3</b>  <b>Drive Current Improvement in Si Tunnel Field Effect Transistors by means of Silicide Engineering</b>                      D. Leonelli<sup>1,2</sup>, A. Vandooren<sup>1</sup>, R. Rooyackers<sup>1</sup>, A. S. Verhulst<sup>1</sup>, S. De Gendt<sup>1,2</sup>, M. M. Heyns<sup>1,2</sup> and G. Groeseneken<sup>2</sup>, <sup>1</sup>IMEC and <sup>2</sup>Katholieke Univ. Leuven (Belgium)                      We present a novel Si Multiple Gate Tunneling Field Effect Transistor (MuGTFT) with high-k gate dielectric and metal gate with enhanced electric field by silicide encroachment. The pTFET device exhibits a record on-state current of 7μA/μm at VDD of -0.9V and high I<sub>ON</sub>/I<sub>OFF</sub> ratio. Temperature measurements and TCAD simulations confirm the presence of multiple transport mechanisms which explain the degradation of the subthreshold swing.</p>	<p><b>9:30 D-3-3</b>  <b>Epitaxial-Lateral-Overgrowth of Gallium Nitride for Embedding the Micro-Mirror Array</b>                      H. M. Ku<sup>1</sup>, C. Y. Huang<sup>1,2</sup>, C. Z. Liao<sup>3</sup> and S. Chao<sup>1</sup>, <sup>1</sup>National Tsing Hua Univ. and <sup>2</sup>Indus. Tech. Res. Inst. (Taiwan)                      We showed the effect of temperature and pressure on the ELOG process for embedding a MMA in GaN. We demonstrated that nearly double the wall-plug efficiency can be obtained for the MQW-LED with the MMA structure.</p>	<p><b>9:50 E-3-3</b>  <b>Bandgap Engineered Nanowire (BEN) SONOS NAND Flash Memory</b>                      J. G. Yun<sup>1</sup>, D. W. Kwon<sup>2</sup>, J. H. Lee<sup>1</sup>, H. Shin<sup>1</sup> and B. G. Park<sup>1</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Samsung Electronics Co., Ltd. (Korea)                      The bandgap-engineered nanowire (BEN)-SONOS device is introduced and fabricated. Through the bandgap engineering of tunnel dielectrics in the GAA device, program/erase speed is enhanced at low operation bias conditions.</p>	<p><b>9:45 F-3-3</b>  <b>Single-Photon Detection by Individual Dopants and the Effect of Channel Shape in SOI-FET</b>                      A. Udhiarto<sup>1</sup>, D. Moraru<sup>1</sup>, R. Nakamura<sup>1</sup>, S. Miki<sup>1</sup>, T. Mizuno<sup>1</sup>, V. Mizeikis<sup>1</sup> and M. Tabe<sup>1</sup>, <sup>1</sup>Univ. of Shizuoka and <sup>2</sup>Univ. of Shizuoka (Japan)                      We demonstrated single-photon detection by individual dopants in SOI-FET based on trapping and de-trapping of single photo-generated electrons. We show that detection sensitivity can be controlled by channel shape.</p>
<p><b>9:45 A-3-4</b>  <b>Enhancing Efficiency of Organic Light-Emitting Diodes Using a CsI-Doped Electron Transporting Layer</b>                      T. W. Kuo, S. H. Su, C. M. Wu and M. Yokoyama, I-Shou Univ. (Taiwan)                      Metal compound (CsI) is firstly doped into Alq<sub>3</sub> film as an ETL in OLED. It reveals an effective way to promote the electron injection into the EML and further enhance the luminous efficiency.</p>	<p><b>10:10 B-3-4</b>  <b>Enhanced Electrical Uniformity and Breakdown of Multi-Step Deposited and Annealed HfSiO<sub>2</sub>-Insight by Scanning Tunneling Microscopy</b>                      K. S. Yew<sup>1</sup>, D. S. Ang<sup>1</sup>, K. L. Pey<sup>1</sup>, G. Bersuker<sup>2</sup>, P. S. Lysaght<sup>2</sup> and D. Heh<sup>2</sup>, <sup>1</sup>Nanyang Tech. Univ. and <sup>2</sup>SEMATECH (Singapore)                      Grain-boundaries in crystallized high-k film have been shown to induce higher voltage loading on underlying IL, therefore accelerating stack breakdown. Through STM characterization, we show directly multi-step deposition and annealing process improve electrical and breakdown performance of high-k film.</p>	<p><b>10:10 C-3-4</b>  <b>Metal Schottky S/D Technology of Ultra Thin SOTB (Silicon on Thin Box) MOSFET</b>                      A. Shima, N. Sugii, N. Mise, D. Hisamoto, K. Takeda and K. Torii, Hitachi, Ltd. (Japan)                      We reports a novel approach to decrease the parasitic resistance in UT-SOI MOSFET utilizing metal Schottky raised-S/D. Selectively deposited NiSi<sub>2</sub> with dopant segregation fabricated by laser spike annealing lowered effective SBH and the contact resistance.</p>	<p><b>9:45 D-3-4</b>  <b>High performance GaN-based light emitting diodes grown on 4-inch Si (111)</b>                      Y. Zhu, A. Watanabe, L. Lu, Z. Chen and T. Egawa, Nagoya Inst. of Tech. (Japan)                      GaN-based LEDs grown on 4-inch Si (111) substrate by MOCVD have been demonstrated. The light output power can be improved by increasing the thickness of n-GaN with the maximum value of 1.7 mW.</p>	<p><b>10:10 E-3-4</b>  <b>Atomistic Design of Guiding Principles for High Quality MONOS Memories-First Principles Study of H and O Incorporation Effects for N Vacancies in SiN Charge Trap Layers-</b>                      K. Yamaguchi, A. Otake and K. Shiraishi, Univ. of Tsukuba (Japan)                      We found N vacancies in SiN layer are suitable charge traps for MONOS-type memory based on first principles calculations. N vacancy maintains its high P/E endurance characteristics even when H and O atoms are incorporated.</p>	<p><b>10:00 F-3-4</b>  <b>Spin Resonant Tunneling through Quantum Dots with Engineered g-factors</b>                      S. M. Huang<sup>1,2</sup>, Y. Tokura<sup>3,4</sup>, H. Akimoto<sup>1</sup>, K. Kono<sup>1</sup>, J. J. Lin<sup>1</sup>, S. Tarucha<sup>1,5</sup> and K. Ono<sup>1,4</sup>, <sup>1</sup>Low temperature physics lab., RIKEN, <sup>2</sup>Inst. of Physics, National Chiao Tung Univ., <sup>3</sup>NTT basic research lab., NTT, <sup>4</sup>Quantum spin information project, ICORP-JST and <sup>5</sup>Univ. of Tokyo (Japan)                      We investigate the resonance tunneling through double quantum dots with different g-factors. We found that it is suppressed even though one of the Zeeman sublevels is aligned. The level broadening effect releases the suppression.</p>



4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-3: Advanced Circuits and Systems (Area 5)</b> G-3: Modeling, Variation and Reliability (9:00-10:50) Chairs: J. C. Guo (National Chiao Tung Univ.) K. Mizobuchi (Texas Instruments Japan Ltd.)</p>	<p><b>H-3: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b> H-3: Oxides and Nanowires (9:00-10:30) Chairs: A. Yamada (Tokyo Tech) M. Nakada (OITDA)</p>	<p><b>I-3: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b> I-3: III-V device technologies (9:00-10:30) Chairs: K. Maezawa (Univ. of Toyama) Y. Miyamoto (Tokyo Tech)</p>	<p><b>J-3: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b> J-3: Graphene Photonics and Electronics (9:00-10:30) Chairs: T. Otsuji (Tohoku Univ.) K. Nagashio (Univ. of Tokyo)</p>	<p><b>K-3: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b> K-3: Compound Power Semiconductor Devices (9:00-10:30) Chairs: P. Mawby (Univ. of Warwick) I. Omura (Kyushu Inst. of Tech.)</p>	<p><b>L-3: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b> L-3: Nano Structures and Devices (9:00-10:30) Chairs: M. Sasaki (Toyota Technological Inst.) S. Sasaki (OMRON Corp.)</p>
<p><b>9:00 G-3-1 (Invited)</b> <b>A Practical Modeling Solution for Nanodevices with Strain Engineering</b> <i>D. Chen, R. Lee, U. C. Liu, M. Yeh, B. Huang, M. F. Wang, G. S. Lin, M. K. Tsai, J. H. Lai and C. S. Yeh, UMC (Taiwan)</i> A compact model solution for layout-dependent effects in advanced CMOS technologies with strain engineering is proposed. Without modeling these effects, the pre-layout and post-layout simulations may have more than 10% difference in device behaviors.</p>	<p><b>9:00 H-3-1</b> <b>Crack-Free Epitaxial ZnO film on Si(111) with Gd<sub>2</sub>O<sub>3</sub>(Ga<sub>2</sub>O<sub>3</sub>) buffer layer</b> <i>B. H. Lin<sup>1,2</sup>, W. R. Liu<sup>1,2</sup>, C. C. Kuo<sup>1</sup>, C. H. Hsu<sup>2,1</sup>, W. F. Hsieh<sup>1,3</sup>, M. Hong<sup>1</sup> and J. Kwo<sup>4</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>National Synchrotron Radiation Research Center, <sup>3</sup>National Cheng Kung Univ. and <sup>4</sup>National Tsing Hua Univ. (Taiwan)</i> In this letter, we report the growth of crack-free epitaxial ZnO films on Si(111) substrates buffered with Gd<sub>2</sub>O<sub>3</sub>(Ga<sub>2</sub>O<sub>3</sub>) (GGO). The structural properties of ZnO/GGO/Si(111) hetero-epitaxial system was thoroughly examined by X-ray diffraction (XRD) and transmission electron microscopy (TEM).</p>	<p><b>9:00 I-3-1 (Invited)</b> <b>Terahertz Oscillating InGaAs/AlAs Resonant Tunneling Diode</b> <i>S. Suzuki and M. Asada, Tokyo Tech (Japan)</i> We report on our recent results of terahertz oscillators using resonant tunnelling diodes. The characteristics of oscillation frequency, output power, and frequency change with bias voltage and frequency modulation utilizing this property are discussed.</p>	<p><b>9:00 J-3-1 (Invited)</b> <b>Graphene Nanophotonics and Nanoelectronics</b> <i>F. Xia, T. Mueller, Y. M. Lin, D. Farmer and P. Avouris, IBM (USA)</i> We discuss the potential of graphene in various nanoelectronic and nanophotonic applications. High speed graphene photodetector and its application in optical communications are presented. Band gap engineering in graphene is also covered.</p>	<p><b>9:00 K-3-1 (Invited)</b> <b>Recent Progress in High Voltage MOS-gated Power Transistors in GaN</b> <i>T. P. Chow, Rensselaer Polytechnic Institute (U.S.A.)</i> We review the progress in the development of high-voltage MOS-gated power switching FETs in GaN. We present the advantages and disadvantages of various device structures explored. We also discuss technology and reliability issues as well as future trend of GaN vs. SiC for power electronics.</p>	<p><b>9:00 L-3-1 (Invited)</b> <b>Applications of Nanotechnology in Biomedical Micro/Nano Devices</b> <i>G. J. Wang, National Chung Hsing Univ. (Taiwan)</i> Nanobiotechnology is the branch of nanotechnology that has biological and biochemical applications. In this presentation, fabrications of biomedical micro/nano devices such as the orderly nanostructured PLGA scaffold, nano-patterned microvessel scaffold, high aspect ratio alumina-metal coaxial nanorod and nanotube, and high sensitive 3D nanobiosensor using the anodic aluminum oxide templates are introduced.</p>
<p><b>9:30 G-3-2</b> <b>Analysis of Within-Die and Die-to-Die CMOS-Process Variation With Reconfigurable Ring-Oscillator Arrays</b> <i>T. Ansari, W. Imafuku, A. Kawabata, M. Yasuda, T. Koide and H. J. Mattausch, Hiroshima Univ. (Japan)</i> Process variations for 180nm CMOS technology in horizontal and vertical chip direction are analyzed with a large ring-oscillator array. Measured within-die variations are found to correlate with simulation results based on the HiSIM model.</p>	<p><b>9:15 H-3-2</b> <b>Optical properties of ZnO/Au core/shell nanoparticles</b> <i>Y. H. Ko and J. S. Yu, Kyung Hee Univ. (Korea)</i> We fabricated the Au/ZnO core/shell nano-tips (NTs) by hydrothermal method and thermal evaporation because the Au has excellent stability for acid dye solution in ZnO based dye sensitized solar cells and good capacity to enhance the light absorption.</p>	<p><b>9:30 I-3-2</b> <b>InSb MOS Diodes on a Si (111) Substrate Grown by Surface Reconstruction Controlled Epitaxy</b> <i>A. Kadoda, T. Iwasugi, K. Nakatani, K. Nakayama, M. Mori and K. Maezawa, Univ. of Toyama (Japan)</i> Al<sub>2</sub>O<sub>3</sub>/InSb MOS diodes were fabricated on a Si(111) substrate. Owing to the novel growth technique, good C-V characteristics showing inversion and accumulation were demonstrated.</p>	<p><b>9:30 J-3-2</b> <b>Size and Chirality Dependence on Thermoelectric Properties of Graphene Nanoribbons</b> <i>W. Huang and G. Liang, National Univ. of Singapore (Singapore)</i> We have studied the thermoelectric properties of GNRs. We find that chirality plays an important role on thermoelectric properties of GNR, and the results show that GNR potentially can be applied to the cooling devices.</p>	<p><b>9:30 K-3-2 (Invited)</b> <b>Progress in SiC Power Semiconductor Devices</b> <i>T. Shinoh, Toshiba Corp. (Japan)</i></p>	<p><b>9:30 L-3-2</b> <b>Development of Nanoscale Patterning Method of Self-Assembled Monolayer using Photothermal Desorption in Near-field</b> <i>Y. Yamamoto, Y. Taguchi and Y. Nagasaka, Keio Univ. (Japan)</i> We have proposed a novel patterning method of self-assembled monolayer (SAM) in nanoscale using near-field photothermal desorption. This paper reports the patterning principle and the validity of the proposed method.</p>
<p><b>9:50 G-3-3</b> <b>Large Scale Test Circuits for Systematic Evaluation of Variability and Noise of MOSFETs' Electrical Characteristics</b> <i>Y. Kumagai, K. Abe, T. Fujisawa, S. Watabe, R. Kuroda, N. Miyamoto, T. Suwa, A. Teramoto, S. Sugawa and T. Ohmi, Tohoku Univ. (Japan)</i> Test circuits that statistically and systematically evaluate variability of V<sub>th</sub>, noise, gate leakage current and junction leakage current of MOSFETs are reported.</p>	<p><b>9:30 H-3-3</b> <b>Conductance of Zinc Oxide Nanowires Studied by In Situ Transmission Electron Microscopy</b> <i>T. Kase and T. Kizuka, Univ. of Tsukuba (Japan)</i> We investigated the relationship the structure and measured I-V characteristic of ZnO NCs by in situ TEM. The results show that the ZnO NC not has rectification property but liner relation showed by I-V curve.</p>	<p><b>9:45 I-3-3</b> <b>Effect of Fluorine Incorporation on WSix/Al<sub>2</sub>O<sub>3</sub>/GaAs Gate Stack</b> <i>B. S. Ong<sup>1</sup>, K. L. Pey<sup>1</sup>, C. Y. Ong<sup>1</sup>, C. S. Tan<sup>1</sup>, C. L. Gan<sup>1</sup>, H. Cai<sup>1</sup>, D. A. Antoniadis<sup>2</sup> and E. Fitzgerald<sup>2</sup>, <sup>1</sup>Nanyang Tech. Univ. and <sup>2</sup>Massachusetts Institute of Technology (Singapore)</i> We study the effect of fluorine on the dielectric constant and the device performance on WSix/Al<sub>2</sub>O<sub>3</sub>/GaAs gate stack. The dielectric constant of Al<sub>2</sub>O<sub>3</sub> decreases but the device performance improves after fluorine treatment.</p>	<p><b>9:45 J-3-3</b> <b>Performance Potentials of Bilayer Graphene and Graphene Nanoribbon FETs</b> <i>H. Hosokawa, H. Ando and H. Tsuchiya, Kobe Univ. (Japan)</i> Graphene is expected as a new channel material for FETs. In this paper, we have performed a comparative study on performance potentials between bilayer graphene- and graphene nanoribbon-FETs based on a first-principles approach.</p>	<p><b>10:00 K-3-3</b> <b>Effects of surface and crystalline defects on reverse characteristics of 4H-SiC JBS diodes</b> <i>T. Katsuno<sup>1</sup>, Y. Watanabe, H. Fujiwara<sup>1</sup>, M. Konishi, T. Yamamoto<sup>3</sup> and T. Endo, <sup>1</sup>Toyota Central R&amp;D Labs., Inc., <sup>2</sup>Toyota Motor Corp. and <sup>3</sup>DENSO Corp. (Japan)</i> Good relations between the reverse characteristics of 4H-SiC JBS diodes and the surface defects were obtained. Micropipe and particle, and carrot-like defect were caused to the low blocking voltage and high leakage current, respectively. Furthermore, the leakage current depended on the threading dislocations.</p>	<p><b>9:45 L-3-3</b> <b>Positional control of crystal grains in silicon thin film utilizing cage shaped protein</b> <i>Y. Tojo<sup>1</sup>, A. Miura<sup>1,2</sup>, I. Yamashita<sup>1,3,4</sup> and Y. Uraoka<sup>1,4</sup>, <sup>1</sup>NAIST, <sup>2</sup>National Chiao Tung Univ., <sup>3</sup>Panasonic Corp. and <sup>4</sup>CREST (Japan)</i> We propose crystallization method of silicon thin film utilizing cage-shape protein. We performed the selective adsorption of Ni ferritins. The location control of crystal grain was successfully achieved with the optimal size at low temperature.</p>
<p><b>10:10 G-3-4</b> <b>A 65nm CMOS 400ns Measurement Delay NBTI-Recovery Sensor by Minimum Assist Circuit</b> <i>T. Matsumoto<sup>1</sup>, H. Makino<sup>1</sup>, K. Kobayashi<sup>2</sup> and H. Onodera<sup>1,3</sup>, <sup>1</sup>Kyoto Univ., <sup>2</sup>Kyushu Inst. of Tech. and <sup>3</sup>CREST-JST (Japan)</i> We proposed a NBTI-recovery sensor with 400ns measurement delay which is constructed from a PMOS DUT and two assist NMOSes. It enables high-fidelity NBTI recovery measurement and NBTI recovery follows log t from 400ns.</p>	<p><b>9:45 H-3-4</b> <b>The Role of Aluminum Catalyst Atoms in Shaping the Structural and Electrical Properties of Epitaxial Silicon Nanowires</b> <i>O. Moutanabbir<sup>1</sup>, S. Senz<sup>1</sup>, M. Alexe<sup>1</sup>, Y. Kim<sup>1</sup>, R. Scholz<sup>1</sup>, H. Blumtritt<sup>1</sup>, C. Wiethoff<sup>1</sup>, T. Nabbefeld<sup>1</sup>, F. J. Meyer zu Heringdorf<sup>1</sup>, M. Horn-von Hoegen<sup>2</sup>, D. Isheim<sup>3</sup> and D. N. Seidman<sup>3</sup>, <sup>1</sup>Max Planck Institute of Microstructure Physics, <sup>2</sup>Univ. Duisburg-Essen and <sup>3</sup>Northwestern Univ. (Germany)</i> To date, a variety of metals have been used to synthesize high-density epitaxial Si nanowires through metal-catalyzed vapor phase epitaxy. Understanding the impact of the catalyst on the intrinsic properties of nanowires is critical for precise manipulation of the emerging Si nanowire-based devices.</p>	<p><b>10:00 I-3-4</b> <b>Dependence of Optical Response Time on Gate-to-Source Voltage for InAlAs/InAs/InGaAs Pseudomorphic High Electron Mobility Transistors</b> <i>T. Ando, H. taguchi, K. Uchimura, M. Mochiduki, T. Iida and Y. Takanashi, Tokyo Univ. of Sci. (Japan)</i> InAs-PHEMTs exhibited an ultra-high optical response, which the minimum value was as low as 8.1x10<sup>12</sup> s. From the calculation using the Auger recombination theory, it was found the concentration of holes reaches larger than 2.8x10<sup>18</sup>cm<sup>-3</sup>.</p>	<p><b>10:00 J-3-4</b> <b>Epitaxial Graphene-On-Silicon Logic Inverter</b> <i>A. E. Moutaouakil<sup>1</sup>, H. C. Kang<sup>1</sup>, H. Handa<sup>1</sup>, H. Fukidome<sup>1,3</sup>, T. Suemitsu<sup>1,3</sup>, E. Sano<sup>2,3</sup>, M. Suemitsu<sup>1,3</sup> and T. Otsuji<sup>1,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Hokkaido Univ. and <sup>3</sup>CREST-JST (Japan)</i> We report on the complimentary logic inverter, using two neighboring back-gate epitaxial graphene-on-silicon FETs. The inverting operation was obtained at as low VDD bias as 0.1V, with a matched output/input voltage.</p>	<p><b>10:00 K-3-4</b> <b>High hole current achievement of hydrogen-terminated diamond MOSFETs coated with Poly-tetra-fluoro-ethylene</b> <i>S. Sato, K. Tsuge, T. Tsuno, T. Ono and H. Kawarada, Waseda Univ. (Japan)</i> We report that a hydrogen-terminated diamond MOSFET coated with PTFE shows high drain current of -1.2 A/mm and transconductance of 430 mS/mm; the highest value reported in diamond FETs to date.</p>	<p><b>10:00 L-3-4</b> <b>Control of Activation Energy for Electron Transport in Two-Dimensional Array of Si Nanodisks</b> <i>M. Igarashi<sup>1</sup>, C. H. Huang<sup>1</sup>, T. Morie<sup>2</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Kyushu Inst. of Tech. (Japan)</i> The transformation from pulse input signals to decayed analog outputs through 2D array of Si-nanodisks was clearly observed. The activation energy for this transformation in this array could be controlled by changing the nanodisk thickness.</p>

## Thursday, September 23

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-3: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>10:00 A-3-5</b>  <b>Maskless Patterning of Vapor-Deposited Photosensitive Film and its Application to Organic Light-Emitting Diodes</b>  <i>M. Muroyama, W. Saito, S. Yokokura, K. Tanaka and H. Usui, Tokyo Univ. of Agri. and Tech. (Japan)</i>                      A patterned of emissive layer (EML) of organic light-emitting diode was prepared by coevaporating carbazole acrylate monomer and photoinitiator followed by UV exposure and rinsing in a solvent. It was found that the patterning process polymerizes the EML and stabilizes the device characteristics and can be repeated to prepare multiple patterns.</p> <p><b>10:15 A-3-6</b>  <b>Direct Probing of Carrier Behavior in Electroluminescence IZO/<math>\alpha</math>-NPD/Alq3/LiF/Al Diode by Time-Resolved Optical Second-Harmonic Generation</b>  <i>D. Taguchi, L. Zhang, J. Li, T. Manaka and M. Iwamoto, Tokyo Tech (Japan)</i>                      By using electric-field-induced optical second-harmonic generation and transient electroluminescence (EL) measurements, we directly probed carrier transient leading to EL in organic light-emitting diodes. The charging-/discharging-time at multi-layer interface was responsible for EL response time.</p>	<p><b>B-3: Advanced Si Processing &amp; Materials Science (Area 1)</b></p>	<p><b>C-3: CMOS Devices / Device Physics (Area 3)</b></p>	<p><b>D-3: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>10:00 D-3-5</b>  <b>GaN based Light Emitting Diode with Enhanced Optical Output and Improved Luminescence by employing Excimer Laser Irradiation in contact formation</b>  <i>G. H. Wang<sup>1</sup>, T. Sudhiranjan, T. C. Wong, X. Wang<sup>2</sup>, H. Y. Zheng, T. K. Chan<sup>3</sup>, T. Osipowicz and Y. L. Foo<sup>1</sup>, <sup>1</sup>Inst. of Materials Res. and Eng., <sup>2</sup>Singapore Inst. Of Manufacturing Tech. and <sup>3</sup>National Univ. of Singapore (Singapore)</i>                      We report the fabrication of laser annealed p contact on GaN for enhanced optical output from LEDs. At an optimal laser fluence, excimer laser irradiation led to contact resistivity reduction, resulting in a lower turn on voltage. LEDs with laser annealed contacts further show 2.3 times enhanced electroluminescence in the blue light region.</p> <p><b>10:15 D-3-6</b>  <b>Light Emission Enhancement of GaN-Based Photonic Crystal With Ultraviolet AlN/AlGaN Distributed Bragg Reflector</b>  <i>C. C. Chen<sup>1</sup>, J. R. Chen<sup>1</sup>, Y. C. Yang<sup>2</sup>, M. H. Shih<sup>1,2</sup> and H. C. Kuo<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>RCAS (Taiwan)</i>                      We demonstrated two-dimensional photonic crystal band-edge coupling operation with an ultraviolet AlN/AlGaN distributed Bragg reflector (UVDBR). A five-fold enhancement in photoluminescence emission was also achieved at 374 nm wavelength. We also employed the photonic crystal band-edge mode examined with plane-wave expansion (PWE) simulation.</p> <p><b>10:30 D-3-7</b>  <b>Light Output Enhancement of Ultraviolet Light Emitting Diodes with Pattern HfO<sub>2</sub>/SiO<sub>2</sub> Distributed Bragg Reflector</b>  <i>B. S. Cheng<sup>1</sup>, C. H. Chiu<sup>1</sup>, M. H. Lo<sup>1</sup>, H. C. Kuo<sup>1</sup>, T. C. Lu<sup>1</sup>, Y. J. Cheng<sup>1</sup> and S. C. Wang<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Academia Sinica (Taiwan)</i>                      The UVLEDs with pattern DBR structure were fabricated via an e-gun evaporation system and ELOG technique. The luminous intensity of this novel structure can be enhanced approximately 75% than the conventional UVLED structure.</p>	<p><b>E-3: Advanced Memory Technology (Area 4)</b></p> <p><b>10:30 E-3-5</b>  <b>Dynamics of the Charge Centroid in MONOS Memory Cells during Avalanche Injection and FN Injection Based on Incremental-Step-Pulse-Programming</b>  <i>J. Fujiki, T. Haimoto, N. Yasuda and M. Koyama, TOSHIBA Corp. (Japan)</i>                      We have extracted charge-centroid dynamics during avalanche injection, on the basis of ISPP analysis. We confirmed carriers are trapped near the middle of the charge layer at first and then reach the top interface of the charge layer. In contrast, with higher electric field, carriers are captured near the top interface of the charge layer.</p>	<p><b>F-3: Physics and Application of Novel Functional Devices and Materials (Area 9)</b></p> <p><b>10:15 F-3-5</b>  <b>Coherent Manipulation and Bi-Directional Polarization of Nuclear Spins in a Quantum Dot Device</b>  <i>R. Takahashi<sup>1,2</sup>, K. Kono<sup>1,2</sup>, S. Tarucha<sup>3,4</sup> and K. Ono<sup>2,3</sup>, <sup>1</sup>Tokyo Tech, <sup>2</sup>RIKEN, <sup>3</sup>Univ. of Tokyo, <sup>4</sup>ICORP-JST and <sup>5</sup>CREST-JST (Japan)</i>                      We introduce an electrically pumped bi-directional dynamic nuclear polarization with using a double quantum dot device. We confirmed that directions of this bi-directional polarization can be switched only source-drain voltage. In double quantum dot devices, this bi-directional polarization appears not depending on device structures and materials.</p> <p><b>10:30 F-3-6</b>  <b>Transmission Characteristics of a Quantum Point Contact for Edge Magnetoplasmons</b>  <i>K. Washio<sup>1</sup>, M. Hashisaka<sup>1</sup>, H. Kamata<sup>1,2</sup>, K. Muraki<sup>2</sup> and T. Fujisawa<sup>1</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>NTT Basic Res. Labs. (Japan)</i>                      We investigate transmission characteristics of edge magnetoplasmons at a quantum point contact acting as a beam splitter. The obtained transmission characteristics of edge magnetoplasmons are different from conventional tunneling characteristics.</p>

### Coffee Break (2F FORUM)

Short Presentation (11:00-12:15)					
<p>Short Presentation                      P-10 (11:00-12:15)                      Chairs: E. Itoh (Shinshu Univ.)                      S. Naka (Univ. of Toyama)</p>	<p>Short Presentation                      P-1 (11:00-12:15)                      Chairs: Y. Hayami (Fujitsu semiconductor Ltd.)                      S. Tsujikawa (Sony Corp.)</p>	<p>Short Presentation                      P-3 (11:00-12:15)                      Chairs: Y. Nishida (Renesas Electronics Corp.)                      F. Boeuf (ST Microelectronics)</p>	<p>Short Presentation                      P-7 (11:00-12:15)                      Chairs: J. Fujikata (NEC Corp.)                      M. Tokushima (AIST)</p>	<p>Short Presentation                      P-4 (11:00-12:15)                      Chairs: M. Moniwa (Renesas Electronics Corp.)                      T. Eshita (Fujitsu Semiconductor Ltd.)</p>	<p>Short Presentation                      P-9 and P-12 (11:00-12:15)                      Chairs: K. Ono (RIKEN)                      Y. Uraoka (NAIST)                      K. Yagami (Sony Corp.)                      M. Oogane (Tohoku Univ.)</p>

### 12:15-13:15 Lunch



## Thursday, September 23

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-3: Advanced Circuits and Systems (Area 5)</b></p> <p><b>10:30 G-3-5</b>  <b>Prediction of Circuit Degradation with Transient BTI and HC Simulations</b>  <i>D. Hagishima, T. Ishihara, K. Matsuzawa and K. Masuda, Toshiba Corp. (Japan)</i>                      We have developed the circuit simulation coupled with dynamic transistor degradations. Our simulation predicts the circuit characteristics more precisely than the conventional methods by self-consistent calculations between circuit and reliability simulations.</p>	<p><b>H-3: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p><b>10:00 H-3-5</b>  <b>Growth and Characterization of GaAsP Nanowires on GaAs(111)B Substrate by Selective-Area Metal Organic Vapor Phase Epitaxy</b>  <i>S. Fujisawa, T. Sato, S. Hara, J. Motohisa, K. Hiruma and T. Fukui, Hokkaido Univ. (Japan)</i>                      To form vertical one-dimensional heterostructure, we fabricated GaAsP nanowires on GaAs(111)B substrates by using selective-area MOVPE. By analyzing the growth conditions, we succeeded in forming nanowire array with good crystal quality.</p> <p><b>10:15 H-3-6</b>  <b>Fabrication of Rectifying Pt/TiO<sub>2</sub>/Pt by RF-Magnetron Sputtering</b>  <i>N. Zhong<sup>1,2</sup>, H. Shima<sup>1,2</sup> and H. Akinaga<sup>1,2</sup>, <sup>1</sup>AIIST and <sup>2</sup>CREST-JST (Japan)</i>                      Rectifying Pt/TiO<sub>2</sub>/Pt was prepared by RF-magnetron sputtering. An Ohmic contact is always found at BE/TiO<sub>2</sub> interface due to the intrinsic-dead layer. I-V characteristic of Pt/TiO<sub>2</sub>/Pt depends on the TiO<sub>2</sub>/TE interface. Devices with TiO<sub>2</sub> layer prepared closing to the oxide mode exhibit rectifying properties. By optimize post annealing treatment process, the rectifying ratio at ±1.0V increases from 20 to 4×10<sup>3</sup>.</p>	<p><b>I-3: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p><b>10:15 I-3-5</b>  <b>Defect-free GaAs/AlGaAs Heterostructure Etching Process by Chlorine/Argon Mixed Gas Neutral Beam</b>  <i>X. Y. Wang<sup>1,2</sup>, C. H. Huang<sup>1,3</sup>, Y. Ohno<sup>1,3</sup>, M. Igarashi<sup>1,3</sup>, A. Murayama<sup>2,3</sup> and S. Samukawa<sup>1,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Hokkaido Univ. and <sup>3</sup>CREST-JST (Japan)</i>                      Using chlorine/argon mixed gas neutral beam, we developed a dry etching process for fabricating GaAs/Al<sub>0.3</sub>Ga<sub>0.7</sub>As heterostructure with characteristics of defect-free, etching selectivity of GaAs/Al<sub>0.3</sub>Ga<sub>0.7</sub>As closes to 1, atomically smooth etched surface, and vertical etch profile.</p>	<p><b>J-3: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b></p> <p><b>10:15 J-3-5</b>  <b>Study of Hot Carriers in Optically Pumped Graphene</b>  <i>A. Satou<sup>1,3</sup>, T. Otsuji<sup>1,3</sup> and V. Ryzhi<sup>2,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Univ. of Aizu and <sup>3</sup>Japan Science and Technology Agency (Japan)</i>                      We studied theoretically hot carriers in optically pumped graphene which can be utilized as THz laser. We showed that the population inversion is possible with sufficiently strong pumping.</p>	<p><b>K-3: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b></p>	<p><b>L-3: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b></p> <p><b>10:15 L-3-5</b>  <b>Optical Characteristics of Two-dimensional Array of Si Nano-disks Fabricated by Defect-free Neutral Beam Etching with Bio-template</b>  <i>C. H. Huang<sup>1,4</sup>, M. Igarashi<sup>1,4</sup>, M. F. Budiman<sup>1</sup>, R. Oshima<sup>2,3</sup>, I. Yamashita<sup>3,4</sup>, Y. Okada<sup>2,4</sup> and S. Samukawa<sup>1,4</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Univ. of Tokyo, <sup>3</sup>NAIST and <sup>4</sup>CREST (Japan)</i>                      We created a 2D Si-ND array with a high-density and well-ordered arrangement using bio-template. The Eg and PL emission peaks can be easily controlled by changing the ND thickness.</p>

### Coffee Break (2F FORUM)

Short Presentation (11:00-12:15)					
Short Presentation P-5 (11:00-12:15) Chairs: S. Sugawa (Tohoku Univ.) T. Koide (Hiroshima Univ.)	Short Presentation P-2 and P-8 (11:00-12:15) Chairs: Y. Hayashi (Renesas Electronics Corp.) N. Nakano (Keio Univ.) A. Yamada (Tokyo Tech) H. Hibino (NTT Basic Res. Labs.)	Short Presentation P-6 (11:00-12:15) Chairs: T. Hashizume (Hokkaido Univ.) S. Tanaka (Shibaura Inst. Tech.)	Short Presentation P-13 (11:00-12:15) Chairs: J. Motohisa (Hokkaido Univ.) S. Uno (Nagoya Univ.)	Short Presentation P-14 (11:00-12:15) Chairs: K. Ohdaira (JAIST) K. Nishioka (Univ. of Miyazaki)	Short Presentation P-11 (11:00-12:15) Chairs: Y. Taguchi (Keio University) I. Yamashita (NAIST)

### 12:15-13:15 Lunch

POSTER SESSION (13:15-14:45, Takeda Bldg.)

Area 1: Advanced Si Processing & Materials Science

(26 Papers)

P-1-1

**Strained Si with Smooth and Uniformly Strained Surface Formed by Sputter Epitaxy**

H. Hanafusa<sup>1</sup>, N. Hirose<sup>2</sup>, A. Kasamatsu<sup>2</sup>, T. Mimura<sup>1</sup>, T. Matsui<sup>2</sup>, H. M. H. Chong<sup>3</sup>, H. Mizuta<sup>3</sup> and Y. Suda<sup>4</sup>, <sup>1</sup>Tokyo Univ. of Agri. And Tech., <sup>2</sup>National Inst. of Info. and Commun. Tech. and <sup>3</sup>Univ. of Southampton (Japan)

Strained Si formed by our sputter epitaxy shows a smoother and more uniformly strained surface than with GS-MBE, which has been first clarified on the nanometer scale with a combination of AFM and Enhanced-Raman Spectroscopy.

P-1-2

**Enhancement of Stress Memorization Technique (SMT) by High Thermal Annealing Temperature**

H. Y. Chang and J. C. S. Woo, University of California, Los Angeles (USA)

In this paper, different annealing temperature at gate memorizing strain step is studied. Device performance shows SMT device with higher annealing temperature (1150°C) can induce more strain memorization in the gate. The experimental data of SMT device with higher annealing temperature shows significant improvement of electron mobility compared to lower annealing temperature (1000°C).

P-1-3

**Evaluation of Si/SiO<sub>2</sub> Interface Properties for CMOS Fabricated on Hybrid Orientation Substrate with Amorphization/Templated Recrystallization Method**

P. C. Huang<sup>1</sup>, S. L. Wu<sup>2</sup>, S. J. Chang<sup>1</sup>, J. F. Chen<sup>1</sup>, Y. T. Huang<sup>1</sup>, D. G. Hong<sup>2</sup>, C. Y. Chang<sup>1</sup>, C. Y. Wu<sup>2</sup>, C. T. Lin<sup>1</sup>, M. Ma<sup>1</sup> and O. Cheng<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Cheng Shiu Univ. and <sup>3</sup>UMC (Taiwan)

For the HOT substrates, we find that ATR-induced defects on (100) regions can be repaired further by extending defect-removal annealing time, and no appreciable impact on (110) regions is observed.

P-1-4

**Efficient Activation of As in Ultrashallow Junction Induced by Thermal Plasma Jet Microsecond Annealing**

K. Matsumoto, S. Higashi, H. Murakami and S. Miyazaki, Hiroshima Univ. (Japan)

We carried out generation of high power density TPJ for microsecond RTA by using an orifice of 0.8 mm diameter instead of 2.0 mm to concentrate TPJ and could be annealing a range of microsecond annealing. We activated As in Si wafers by this annealing technique using μ-TPJ and could be efficient activation of As in comparison to TPJ irradiation.

P-1-5

**Depth Profile and Retained Dose in SiO<sub>2</sub>/Si Structure for B<sub>10</sub>H<sub>8</sub><sup>+</sup> Implantation**

Y. Kawasaki<sup>1,2</sup>, H. Yoshimura<sup>1</sup>, K. Asai<sup>1</sup> and K. Shibahara<sup>2</sup>, <sup>1</sup>Renesas Electronics Corp. and <sup>2</sup>Hiroshima Univ. (Japan)

Retained dose for B<sub>10</sub>H<sub>8</sub><sup>+</sup> implantation and surface sputtering was investigated. The surface sputtering was negligible for both SiO<sub>2</sub> and Si. However the retained boron dose remarkably decreased due to the surface SiO<sub>2</sub>.

P-1-6

**Effects of Al Incorporation into Pr-oxides Formed by Atomic Layer Deposition**

K. Furuta, W. Takeuchi, M. Sakashita, K. Kato, H. Kondo, O. Nakatsuka and S. Zaima, Nagoya Univ. (Japan)

We examined PAO layers on Si substrates with ALD method and investigated the crystalline and electrical properties. The oxide trap density and interface state density decrease by incorporation of Al into Pr oxide.

P-1-7

**Analysis of Local Leakage Current of Pr Oxide Thin Films with Conductive Atomic Force Microscopy**

M. Adachi, M. Sakashita, H. Kondo, W. Takeuchi, O. Nakatsuka and S. Zaima, Nagoya Univ. (Japan)

We have investigated local leakage current in Pr oxide films by using C-AFM. We considered that leakage spots observed in C-AFM current images is strongly related to oxygen vacancy in the Pr oxide films.

P-1-8

**In-situ Formation of HfN/HfSiON Gate Stacks with 0.5 nm EOT Utilizing ECR Sputtering on Three-Dimensional Si Structures**

T. Sano and S. Ohmi, Tokyo Tech (Japan)

In-situ formation of HfN/HfSiON gate stacks by ECR sputtering was investigated. Annealing temperature was important parameter and the temperature of 600°C is suitable to suppress the D<sub>it</sub> and the frequency dispersion.

P-1-9

**The Influence of La and Zr Doping on TDDB Characteristics of HfO<sub>2</sub> Thin Films**

H. W. Chen<sup>1</sup>, C. H. Liu<sup>2</sup>, S. Y. Chen<sup>1</sup>, Y. W. Liao<sup>1</sup>, H. W. Hsu<sup>1</sup>, H. S. Huang<sup>1</sup> and L. W. Cheng<sup>3</sup>, <sup>1</sup>National Taipei Univ. of Tech., <sup>2</sup>National Taiwan Normal Univ. and <sup>3</sup>UMC (Taiwan)

Although time-dependent-dielectric-breakdown (TDDB) reliability is one major concern in advanced technology, it has not yet been fully understood for HF-based high-κ dielectrics, especially La-incorporated HfZrO<sub>2</sub> (HfZrLaO) thin films.

P-1-10

**Temperature Dependence of Exclusive SiO<sub>2</sub> Formation during Thermal Oxidation of Si<sub>1-x</sub>Ge<sub>x</sub> Alloy Layer on Si(001) Surfaces**

H. Hozumi<sup>1</sup>, S. Ogawa<sup>1</sup>, A. Yoshigoe<sup>2</sup>, S. Ishizuka<sup>3</sup>, J. R. Harries<sup>2</sup> and Y. Teraoka<sup>2</sup>, Y. Takakuwa<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>JAEA and <sup>3</sup>Akita Nat. Col. Tech. (Japan)

Qpix v.1 possesses 400 pixels and compact readout structure to guarantee that all stored data in the pixels can be read out in 2.6 μs in parallel mode and 54 μs in serial mode. A charge collection pad is included in each pixel to realize large area applications. The SAR ADC in each pixel is optimized to 10 bit 10 MSPs without area increase. The power consumption has been reduced to 187.5 μW/pixel.

P-1-11

**Fabrication of Ge-MOS Capacitors with High-Quality Interface by Ultra-Thin SiO<sub>2</sub>/GeO<sub>2</sub> Bi-Layer Passivation**

K. Hirayama, R. Ueno, Y. Iwamura, K. Yoshino, D. Wang, H. Yang and H. Nakashima, Kyushu Univ. (Japan)

We established an effective electrical passivation method of Ge surface by ultra-thin SiO<sub>2</sub>/GeO<sub>2</sub> bi-layer. By using this method, we achieved the density of interface states of 3.7×10<sup>11</sup> cm<sup>-2</sup> eV<sup>-1</sup> at around midgap for MOS capacitors.

P-1-12

**Improvement of The Property of FET Having The HfO<sub>2</sub>/Ge Structure Fabricated by Photo-Assisted MOCVD with Fluorine Treatment**

D. Lee, H. Imajo, T. Kanashima and M. Okayama, Osaka Univ. (Japan)

This paper describes about improvement of The HfO<sub>2</sub>/Ge MISFET device by fluorine treatment. The device was treated by F<sub>2</sub> gas before each HfO<sub>2</sub> deposition on the few bottom layers. Therefore, we were able to fabricate a high speed Ge-based MISFET device.

P-1-13

**Study on Native Oxidation of Ge (111) and (100) Surfaces**

S. K. Sahari, H. Murakami, T. Fujioka, T. Bando, A. Ohta, K. Makihara, S. Higashi and S. Miyazaki, Hiroshima Univ. (Japan)

We have studied the growth of native oxides on HCl-last and HF-last Ge surfaces and examined the influence of crystallographic orientation and conduction type on the native oxidation.

P-1-14

**Annealing Effects on Ge/SiO<sub>2</sub> interface Structure in wafer-bonded germanium-on-insulator substrates**

O. Yoshitake<sup>1</sup>, J. Kikkawa<sup>1</sup>, Y. Nakamura<sup>1</sup>, A. Sakai<sup>1</sup>, E. Toyoda<sup>2</sup>, H. Isogai<sup>2</sup> and K. Izunome<sup>2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Covalent Silicon Co., Ltd. (Japan)

We have investigated annealing effects on Ge/SiO<sub>2</sub> interfaces in wafer-bonded Germanium (Ge) on Insulator (GOI) substrates using transmission electron microscopy and electron energy-loss spectroscopy.

P-1-15

**Electrical characterization of wafer-bonded germanium-on-insulator substrates using a four-point-probe pseudo-MOSFET**

Y. Iwasaki<sup>1</sup>, Y. Nakamura<sup>1</sup>, J. Kikkawa<sup>1</sup>, A. Sakai<sup>1</sup>, M. Sato<sup>2</sup>, E. Toyoda<sup>2</sup>, H. Isogai<sup>2</sup> and K. Izunome<sup>2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Covalent Silicon Co., Ltd. (Japan)

The electrical characteristics of wafer-bonded GOI substrates were investigated using a pseudo-MOSFET. Annealing process in vacuum strongly influenced their electrical characteristics, which is explained by defect-induced energy band bending near the interface.

P-1-16

**New Concept of Plasma-induced Damage in MNOS FET during Thick Dielectric Film Etching Using Fluorocarbon Gas Plasma**

Y. Ichihashi, Y. Ishikawa and S. Samukawa, Tohoku Univ. (Japan)

We investigated the mechanism of damage by perfluorocarbon gas plasma. We found that charged carriers in SiO<sub>2</sub> film were generated by UV irradiation of CF<sub>4</sub> plasma and were trapped at Si dangling bonds.

P-1-17

**A Novel Hot DI Water Rinse on SOD Filled Self-Aligned Shallow Trench Isolation for Highly Reliable NAND Flash Memory**

C. H. Liu, Y. M. Lin, R. T. Peng, H. C. Wei, H. J. Chien, Y. T. Chiu, L. T. Kuo, H. P. Hwang, M. S. Lee and S. Pittikoun, Powerchip Semiconductor Corp. (Taiwan)

Significant improvements on 42nm node NAND flash memory with SOD filled STI by hot deionized water rinse technology: (1) Most good block ratio can be increased > 15%. (2) Better endurance/retention: 0.37V less cell V<sub>th</sub> shift after 10k cycling and 36.7% less V<sub>t</sub> shift by retention test. (3) Stress induced leakage current life time is extended 54%.

P-1-18

**High-Performance Poly-Si TFTs with Novel FinFet-like Channel**

Y. H. Lue, P. Y. Kuo, Y. H. Wu and T. S. Chao, National Chiao Tung Univ. (Taiwan)

High performance TFTs with novel FinFet-like channel structure (called FL-TFTs) exhibit V<sub>TH</sub>-0.5V, good S.S.-~ 240mV/dec. and high I<sub>ratio</sub>>107 without any hydrogen-related plasma treatments. Ni-salicylation and hydrogen-related plasma treatments further enhance S.S. to 190 mV/dec. and I<sub>ratio</sub>>108.

P-1-19

**Fluorescence XAFS analysis of thermal stability for Ru/HfSiON/SiON/Si gate stack structure**

H. Ofuchi<sup>1</sup>, H. Kamada<sup>2</sup>, S. Toyoda<sup>2,3,4</sup>, H. Kumigashira<sup>2,3,4</sup>, T. Sukegawa<sup>3</sup>, K. Iwamoto<sup>3</sup>, Z. Liu<sup>3</sup> and M. Oshima<sup>2,3,4</sup>, <sup>1</sup>JASRI, <sup>2</sup>Univ. of Tokyo, <sup>3</sup>UT-SRRO, <sup>4</sup>JST-CREST and <sup>5</sup>STARC (Japan)

Thermal stability of geometric structures for Ru/HfSiON/SiON/Si films was investigated by fluorescence XAFS. The XAFS analysis has revealed that the appropriate annealing condition prevent the oxidation and silicidation of the metal gate Ru layer.

P-1-20

**Strain and stress tensor evaluation in global and local strained-Si by electron back scattering pattern**

M. Tomita<sup>1</sup>, D. Kosemura<sup>1,2</sup>, M. Takei<sup>1</sup>, K. Nagata<sup>1</sup>, H. Akamatsu<sup>1</sup> and A. Ogura<sup>1</sup>, <sup>1</sup>Meiji Univ. and <sup>2</sup>Research Fellow of the JSPS (Japan)

SSOI and Si substrates with patterned Si<sub>n</sub> films were evaluated by EBSP. Shear stresses were observed in both of the samples. Clear two-dimensional stress distribution was obtained, which was comparable to that obtained by UV-Raman.

P-1-21

**Development of an STM simulator for quantitative dopant profiling**

M. Nishizawa<sup>1,2</sup>, L. Bolotov<sup>2</sup>, T. Tada<sup>1,2</sup>, H. Fukutome<sup>2</sup>, H. Arimoto<sup>2</sup> and T. Kanayama<sup>1,2</sup>, <sup>1</sup>MIRAI-AIST and <sup>2</sup>NIRC-AIST (Japan)

In order to realize quantitative dopant profiling by STM, we developed an STM simulator. Our simulation reproduced the experimental topographic profile and I-V curves obtained at a p-n junction.

P-1-22 (Late News)

**Many-electron charge transfer multiplet theory: O-atom vacancies in high-κ dielectrics**

G. Lucovsky, L. Miotti and K. Paz Bastos, North Carolina State Univ (USA)

Soft X-ray absorption and photoemission spectroscopies (XAS and XPES) have been used to study conduction band edge, and O-vacancy defect states in HfO<sub>2</sub>. The d-state occupancy in O-vacancy d<sup>2</sup> defects is described Tanabe-Sugano diagrams for d to d' transitions for the excited states of these defects, as well as the negative ion states which act as electron traps

P-1-23 (Late News)

**Momentum Transfer Implantation for Sidewall Doping of FinFET's**

G. Fuse<sup>1</sup>, M. Sugitani<sup>1</sup>, H. Matsushita<sup>1</sup>, H. Murooka<sup>1</sup>, M. Kuriyama<sup>2</sup> and M. Tanaka<sup>2</sup>, <sup>1</sup>SEN corporation and <sup>2</sup>Sumitomo Heavy Industry (Japan)

As new doping technique into FinFET sidewalls, Momentum Transfer Implantation (MTI) is introduced. MTI consists of two processes; dopant film deposition and grazing angle implantation by heavy ions. Simulation and experiment results will be reported.

P-1-24 (Late News)

**MIM Capacitors with Stacked TiO<sub>2</sub>/Y<sub>2</sub>O<sub>3</sub> Insulator Featuring High Capacitance Density and Low Leakage Current**

C. C. Lin, Y. C. Hu, L. L. Chen, M. L. Wu, J. R. Wu and Y. H. Wu, National Tsing Hua Univ. (Taiwan)

High-κ dielectrics have been perceived as the enabling technology to implement high performance radio frequency and analog metal-insulator-metal (MIM) capacitors. Applications of HfO<sub>2</sub> and ZrO<sub>2</sub>-based materials to MIM capacitors have been extensively studied.

P-1-25 (Late News)

**Fabrication of hp 25nm Si Pillar Using New Multiple Double Patterning Technique**

M. Kushibiki<sup>1,4</sup>, A. Hara<sup>2,4</sup>, E. Nishimura<sup>1,4</sup> and T. Endoh<sup>3,4</sup>, <sup>1</sup>Tokyo Electron AT Ltd., <sup>2</sup>Tokyo Electron Ltd., <sup>3</sup>Tohoku Univ. and <sup>4</sup>JST-CREST (Japan)

Novel method to fabricate hp 25nm pitch dense Si pillar that would apply to the fabrication of vertical cell devices was developed. By using proposed multiple double patterning technique, the hp25 Si pillar etching profile has enough uniformity in 300mm wafer.

**P-1-26 (Late News)**

**Effect of Valence State of Pr on Interfacial Structure and Electrical Properties of Pr-oxide/PrON/Ge Gate Stack Structure**

*K. Kato, M. Sakashita, W. Takeuchi, H. Kondo, O. Nakatsuka and S. Zaima, Nagoya Univ. (Japan)*  
We investigated the relationship between the electrical properties and the valence state of Pr in Al/Pr-oxide/PrON/Ge stacked structures, and discussed the importance of controlling the chemical bonding structure to suppress degradation of MOS characteristics.

**Area 2: Advanced Interconnect /3-D Integration Science (10 Papers)**

**P-2-1**

**Development of Versatile Backside Via Technology for 3D System on Chip**

*Y. Ohara, K. Lee, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku Univ. (Japan)*  
We develop several key technologies in backside via to realize 3D LSIs. We apply them to a test chip with daisy chain. Fine sized Cu TSVs in diameter 10 μm and 30 μm depth are successfully formed.

**P-2-2**

**RF Modeling of Through Silicon Vias (TSVs) in 3D IC**

*C. W. Luo, Y. C. Wu and J. Y. Wang and S. S. H. Hsu, National Tsing Hua Univ. (Taiwan)*  
This paper proposed the TSV one-port test structures to extract the physical-based equivalent circuit model. The differences of S21 and S11 between the EM-simulation and the model are smaller than 0.03 dB and 2 dB.

**P-2-3**

**Stress Mapping of Silicon Surrounded by Various Through Silicon Via (TSV) Patterns using Polychromator-Based Multi-Wavelength Raman Spectroscopy**

*A. D. Trigg<sup>1</sup>, L. H. Yu<sup>1</sup>, C. C. Kuo<sup>1</sup>, R. Kumar<sup>1</sup>, D. L. Kwong<sup>1</sup>, T. Ueda<sup>2</sup>, T. Ishigaki<sup>2</sup>, K. Kang<sup>2</sup> and W. S. Yoo<sup>3</sup>, <sup>1</sup>Institute of Microelectronics and <sup>2</sup>WaferMasters, Inc. (Singapore)*  
We have studied the stress distribution in Si surrounded by TSVs, with various dimensions and pitches, to understand the potential impact of TSV layouts on device performance and reliability. The stress measurement and 3D stress mapping was successfully demonstrated using a polychromator-based, multi-wavelength Raman spectroscopy (MRS-300) system.

**P-2-4**

**Above-CMOS Metal-Pattern Technique for Flexible Inductance Adjustment in Rapid Prototyping of RF SoCs**

*K. Kotani, A. Sugimoto, Y. Omiya and T. Ito, Tohoku Univ. (Japan)*  
Very simple yet flexible inductance adjustment scheme has been developed using above-CMOS metal pattern formation for rapid prototyping of RF SoCs. Above-CMOS simple processing with chip-by-chip manner can both increase and decrease the on-chip inductances.

**P-2-5**

**Modeling and Co-Design of Novel Packaging Interposer with IPD Layers**

*S. M. Wu<sup>1</sup>, T. Y. Wu<sup>1</sup>, B. H. Yu<sup>1</sup> and C. C. Wang<sup>2</sup>, <sup>1</sup>National Univ. of Kaohsiung and <sup>2</sup>Electrical Lab., Corp. Design Division, Corporate R&D, Advanced Semiconductor Engineering (ASE) Inc., Kaohsiung (Taiwan)*  
Two innovations topics will be presented in this research. First, structure of packaging interposer with IPD layers is proposed and broad-band equivalent model of TSV will be extracted too. Second, co-design case, coplanar waveguide transfer layers from top to bottom by TSV, is simulated by equivalent model we performed and compared with full wave EM simulation.

**P-2-6**

**Multi-Line De-Embedding Technique for Millimeter-Wave Circuit Design**

*Q. H. Bu, N. Li, N. Takayama, K. Okada and A. Matsuzawa, Tokyo Tech (Japan)*  
A multi-line de-embedding method has been proposed up to millimeter wave. The de-embedding procedure is explained in the paper. Experimental results using the proposed method is shown.

**P-2-7**

**Numerical Simulation of Organic Low-k Etching in H<sub>2</sub>/N<sub>2</sub> Plasma**

*T. Yagisawa<sup>1</sup> and T. Makabe<sup>1</sup>, Keio Univ. (Japan)*  
Organic low-k material is one of the promising solutions for RC signal delay problem in the multilayer interconnect. The characteristics of organic low-k film by using H<sub>2</sub>/N<sub>2</sub> plasma has been numerically investigated.

**P-2-8**

**Smooth Patterning of Ru Film by Electrochemical Etching using Organic based Solution**

*L. Yang<sup>1</sup>, R. Sakae<sup>2</sup>, M. Yamashiro<sup>2</sup>, M. Yamaguchi<sup>2</sup>, I. Kanno<sup>3</sup>, M. Tanaka<sup>2</sup>, C. Kimura<sup>1</sup> and H. Aoki<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>STARC (Japan)*  
In this paper, to avoid the bubbles generation and having smooth etching area, we have proposed an etching of Ru film using electrochemical etching in the organic based solution.

**P-2-9**

**Effect of Annealing on Electrical Properties of Networked-Nanographite Wire Grown by Metal-Photoemission-assisted Plasma-enhanced CVD**

*M. Sato<sup>1,2,3</sup>, S. Ogawa<sup>3,4</sup>, T. Kaga<sup>1</sup>, E. Ikenaga<sup>3,5</sup>, Y. Takakawa<sup>3,4</sup>, M. Nihei and N. Yokoyama<sup>2</sup>, <sup>1</sup>Fujitsu Ltd., <sup>2</sup>Fujitsu Labs Ltd., <sup>3</sup>CREST-JST, <sup>4</sup>Tohoku Univ. and <sup>5</sup>JASRI (Japan)*  
The annealing effect on the electrical properties of networked-nanographite (NNG) wires has been investigated using a TEM, Raman spectroscopy and resistivity measurement. The resistivity of NNG decreases as the annealing temperature increases.

**P-2-10**

**In Situ High-Resolution Transmission Electron Microscopy of Electromigration in Silver Nanocontacts**

*H. Masuda and T. Kizuka, Univ. of Tsukuba (Japan)*  
EM in Ag NCs was directly observed by in situ TEM. The relationships between the structural modification, current density and stress were simultaneously analyzed. The threshold bias voltage was ~100 mV. In this experiment, we in situ observed the thinning process of the NCs.

**Area 3: CMOS Devices / Device Physics (26 Papers)**

**P-3-1**

**Experimental Investigations on Ballistic Transport in Multi-Bridged Channel Field Effect Transistors (MBCFETs)**

*Y. C. Jung<sup>1</sup>, B. H. Hong<sup>1</sup>, L. Choi<sup>1</sup>, S. W. Hwang<sup>1</sup>, K. H. Cho<sup>2</sup>, S. Y. Lee<sup>2</sup>, D. W. Kim<sup>2</sup>, G. Y. Jin<sup>2</sup> and K. S. Oh<sup>2</sup>, <sup>1</sup>Korea Univ. and <sup>2</sup>Samsung Electronics Co., Ltd. (Korea)*  
We present the experimental evidences of ballistic transport in MBCFET by investigating the device characteristics as a function of the gate length ranging from 48 to 500nm and temperature ranging from 300 to 4K.

**P-3-2**

**The Effects of Quantum Confinement on Electrical Characteristics of 12-nm Silicon-on-Insulator (SOI) FinFETs by Quantum Transport Analysis**

*K. M. Liu, National Dong Hua Univ. (Taiwan)*  
The quantum confinement effects on the electrical characteristics of 12-nm SOI FinFETs are simulated and discussed by an in-house quantum transport simulator. Both the ballistic limit and the scattering effects are examined.

**P-3-3**

**Technology Computer Aided Design of 65nm SOI MOSFETs through Integrated Process and Device Simulations**

*E. M. Bazizi<sup>1,2</sup>, P. F. Fazzini<sup>1</sup>, F. Cristiano<sup>1</sup>, A. Pakfar<sup>2</sup>, C. Tavernier<sup>2</sup>, C. Zechner<sup>3</sup>, N. Zographos<sup>3</sup> and A. Claverie<sup>1</sup>, <sup>1</sup>CNRS-LAAS, <sup>2</sup>STMicroelectronics, <sup>3</sup>Synopsys Switzerland LLC and <sup>4</sup>CEMES/CNRS (France)*  
Integrated process and device simulations were performed within a unique simulation tool to predict sub-65nm SOI device performance. Physically based process models were used to reproduce successfully the electrical characteristics of SOI devices

**P-3-4**

**Source/Drain Doping Induced V<sub>th</sub> Variation in Nano-scale UTB SOI MOSFET**

*L. Du and S. Zhang, Peking Univ. (China)*  
We have investigated the source/drain doping induced V<sub>th</sub> variations in UTB SOI MOSFETs with “nominally” un-doped channel. A new limit for scaling nano-scale SOI devices is revealed.

**P-3-5**

**The Observation of the Random Dopant Fluctuation in Strained-SOI Devices**

*C. Y. Cheng<sup>1</sup>, E. R. Hsieh<sup>1</sup>, S. S. Chung<sup>1</sup>, R. M. Huang<sup>2</sup>, Y. H. Lin<sup>2</sup>, C. T. Tsai<sup>2</sup>, G. H. Ma<sup>2</sup> and C. W. Liang<sup>2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>UMC (Taiwan)*  
The device performance and V<sub>th</sub> variation of the MOS devices on the SOI and strained-SOI (SSOI) have been examined. For SSOIs, it shows the expected drain current enhancement and smaller B<sub>VT</sub> than SOI ones. Furthermore, SSOIs exhibit a weak dependence of V<sub>th</sub> variation on the drain bias as a result of the strain effect.

**P-3-6**

**Pattern effects induced by RTA and MilliSecond Anneals: Impact on intrafield devices and intrablock Analog resistor electrical dispersion**

*B. Dumont<sup>1</sup>, P. Morin<sup>1</sup>, H. Bono<sup>2</sup>, R. Beneyton<sup>1</sup>, A. Colin<sup>1</sup>, F. Cacho<sup>1</sup> and M. Haond<sup>1</sup>, <sup>1</sup>STMicroelectronics and <sup>2</sup>CEA-LETI (France)*  
This paper presents pattern effects induced by Rapid Thermal Anneal (RTA) and MilliSecond Anneal (MSA) like DSA, LSA and Flash impact on intrafield device/resistor dispersion and on polysilicon P+ resistor intrablock dispersion. Long range pattern effects are shown to be mainly driven by RTA and can be strongly reduced with Active Area (AA) and Polysilicon (PO) densities uniformization through AA/PO dummies optimization.

**P-3-7**

**InGaAs and InGaAs-On-Insulator n-Channel MOSFETs Fabricated by Self-Align Gate First Process with Ni/Al<sub>2</sub>O<sub>3</sub> Gate Stacks**

*S. Lee<sup>1</sup>, R. Iida<sup>1</sup>, S. H. Kim<sup>1</sup>, M. Yokoyama<sup>1</sup>, N. Taoka<sup>1</sup>, Y. Urabe<sup>1</sup>, T. Yasuda<sup>2</sup>, H. Takagi<sup>2</sup>, H. Ishii<sup>2</sup>, N. Miyata<sup>2</sup>, H. Yamada<sup>2</sup>, N. Fukuhara<sup>2</sup>, M. Hata<sup>2</sup>, M. Takenaka<sup>1</sup> and S. Takagi<sup>1</sup>, <sup>1</sup>Univ. of Tokyo, <sup>2</sup>NAIST and <sup>3</sup>Sumitomo Chemical Co., Ltd. (Japan)*  
We demonstrated self-align gate first InGaAs-on-insulator MOSFETs on Si substrates, fabricated by direct wafer bonding, for the first time. We found that III-V-on-insulator structure is a quite promising MOS structure for future technology nodes.

**P-3-9**

**Characterization of Tunneling Resistance in Vertical Tunneling FETs**

*A. Tura and J. C. S. Woo, Univ. of California, Los Angeles (USA)*  
In this paper, the tunneling resistances of vertical p-i-n and p-n-p-n source tunneling nMOSFETs are experimentally investigated at different temperatures and gate voltages. Results show significant tunneling resistance reduction due to the n-type dopant pocket.

**P-3-10**

**Improvement of High-k/metal gate pMOSFET performances and reliability with optimism Si cap/SiGe channel structure**

*C. W. Hsu<sup>1</sup>, Y. K. Fang<sup>1</sup>, C. Y. Chen<sup>1</sup>, W. K. Yeh<sup>2</sup>, C. T. Lin<sup>3</sup> and P. Y. Chen<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Kaohsiung, <sup>3</sup>UMC and <sup>4</sup>I-Shou Univ. (Taiwan)*  
The HF-based high-k/metal gate SiGe pMOSFET with an optimism channel stack ratio has low V<sub>th</sub> [-0.3V] and C-V hysteresis (< 5mV), superior Ion-Ioff, and V<sub>th</sub> roll-off. Besides, it achieves good NBTI and HCI reliability.

**P-3-11**

**Electrically Detected Magnetic Resonance Study of Interfacial Traps in a Nitrided Submicron Metal-Oxide-Semiconductor Field Effect Transistor**

*Y. Yamamoto and N. Akamatsu, Hitachi, Ltd. (Japan)*  
We investigated interfacial traps in a submicron MOSFET and clarified its behaviors depending on electrical stresses in an atomic scale.

**P-3-12**

**Development of a Multi-Scale Time Dependent Dielectric Breakdown Simulator Based on TBQC and KMC Method: Application to the Evaluation of a Gate Oxide Film for CMOS Technology**

*H. Tsuboi, K. Inaba, Y. Hayashi, H. Sato, Y. Ohara, Y. Suzuki, T. Miyagawa, S. Nakamura, R. Nagumo, R. Miura, A. Suzuki, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan)*  
We have succeeded in the development of a new multi-scale time dependent dielectric breakdown simulator using kinetic Monte Carlo method considering impact ionization, together with a tight-binding quantum chemical calculation to evaluate the trap depth.

**P-3-13**

**Investigation of Low-Cost Stress Memorization Process on Layout and Low-Frequency Noise Performance for Strained-Si nMOSFETs**

*C. W. Kuo<sup>1</sup>, S. L. Wu<sup>1</sup>, H. Y. Lin<sup>1</sup>, Y. T. Huang<sup>1</sup>, S. J. Chang<sup>1</sup>, D. G. Hong<sup>2</sup>, C. Y. Wu<sup>2</sup>, Y. C. Cheng<sup>3</sup> and O. Cheng<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Cheng Shiu Univ. and <sup>3</sup>UMC (Taiwan)*  
Impact of low-cost stress-memorization technique (SMT) on layout and low frequency noise of nMOSFETs performance is investigated. The DC characteristics of SMT device become more sensitive to the layout as the device is scaled down. Moreover, both devices show comparable noise level, indicating the SMT process will not degrade interface quality.

**P-3-14**

**Characterization the random telegraph noise in 32nm high-k/metal gate CMOSFETs**

*W. K. Yeh<sup>1</sup>, C. W. Hsu<sup>1</sup>, Y. K. Fang<sup>1</sup>, C. Y. Chen<sup>1</sup>, C. T. Lin<sup>3</sup> and P. Y. Chen<sup>1</sup>, <sup>1</sup>National Univ. of Kaohsiung, <sup>2</sup>National Cheng Kung Univ., <sup>3</sup>UMC and <sup>4</sup>I-Shou Univ. (Taiwan)*  
We find that the RTN fluctuation (ΔI<sub>b</sub>) in nMOSFETs is larger than it in pMOSFETs, especially with device scaling down. Drain current instability in 32nm generation and beyond should be considered more carefully for nMOSFETs.

# Thursday, September 23

## P-3-15

### Low-Frequency Noise Behavior of La-Doped HF-Based Dielectric nMOSFETs

D. Y. Choi<sup>1</sup>, C. W. Sohn<sup>1</sup>, H. C. Sagong<sup>1</sup>, M. S. Park<sup>1</sup>, K. T. Lee<sup>1</sup>, R. H. Baek<sup>1</sup>, C. Y. Kang<sup>2</sup> and Y. H. Jeong<sup>1</sup>, <sup>1</sup>POSTECH and <sup>2</sup>SEMATECH (Korea)

We investigated the low-frequency noise behavior of nMOSFETs with La-doped HF-based gate dielectrics. They showed enhanced contribution of mobility fluctuation compared to the nMOSFETs without La.

## P-3-16

### The Compact Modeling of Zero Temperature Coefficient (ZTC) Point of DTMOS

K. T. Wang, W. C. Lin and T. S. Chao, National Chiao Tung Univ. (Taiwan)

For the first time, the compact analytical expressions of zero-temperature-coefficient (ZTC) point modeling of DTMOS transistor are successfully presented in detail. Newly analytical formulations are developed for both linear and saturation regions of DTMOS transistor operation.

## P-3-17

### A Simple Model for Threshold Voltage of Surrounding-gate MOSFETs With Interface Trapped Charges

T. K. Chiang, J. F. Lai and M. J. Yang, National Univ. of Kaohsiung (Taiwan)

Based on perimeter-weighted-sum method and scaling theory, a simple threshold voltage model for surrounding-gate MOSFETs with interface trapped charges is developed by considering the effects of equivalent oxide charges on the flat-band voltage. The model shows how various charge conditions and device structure parameters affect the threshold voltage behavior. The model is verified by the device simulator and can be efficiently used to explore the hot-carrier-induced threshold voltage degradation of the charge-trapped memory device.

## P-3-18

### A Forward Body Bias Characterization for Low Voltage CMOS Circuits

H. Aoki<sup>1</sup>, M. Shimase<sup>1</sup>, M. Miyahara<sup>1</sup> and A. Matsuzawa<sup>1</sup>, <sup>1</sup>MODECH Inc. and <sup>2</sup>Tokyo Tech (Japan)

This paper proposes a modified transistor model to improve the accuracy under the forward body bias operation that is vital for low voltage circuits to reduce the power consumption of CMOS LSI.

## P-3-19

### Investigation of Illuminated High-Frequency Capacitance-Voltage Response in Deep Depletion of HfO<sub>2</sub> and SiO<sub>2</sub> MOS Capacitors with Ultra-thin Gate Oxides

J. Y. Cheng and J. G. Hwu, National Taiwan Univ. (Taiwan)

The correlation between illuminated C-V response and deep depletion was demonstrated in MOS structure via local depletion capacitance model. The smaller initiation voltage (0.12V) of deep depletion in HfO<sub>2</sub> is observed from magnified C-V curves and the non-uniform area ratio increases in MOS device after the illumination was also investigated.

## P-3-20

### High Specific Contact Resistance of Ohmic Contacts to n-Ge Source/Drain and Low Transport Characteristics of Ge nMOSFETs

J. Oh<sup>1</sup>, J. Huang<sup>1</sup>, Y. T. Chen<sup>1</sup>, I. Ok<sup>1</sup>, K. Jeon<sup>1</sup>, S. H. Lee<sup>2</sup>, B. Sassman<sup>1</sup>, W. Y. Loh<sup>1</sup>, H. D. Lee<sup>1</sup>, D. H. Ko<sup>3</sup>, P. D. Kirsch<sup>1</sup> and R. Jammy<sup>1</sup>, <sup>1</sup>SEMATECH, <sup>2</sup>Univ. of Texas at Austin, <sup>3</sup>Univ. of California Berkeley, <sup>4</sup>Chungnam Nat'l Univ. and <sup>5</sup>Yonsei Univ. (USA)

We address the low drive current issue with Ge nMOSFETs by analyzing source/drain Ohmic metal contacts to n-type Ge using the transmission line method. Results obtained in this work identify one of the root causes of the lower than expected Ge nMOSFET transport issue, advancing high mobility Ge channel CMOS technology.

## P-3-21

### Investigation of SACVD-Based STI Process on Electrical Characteristics of Nanoscale NMOS-FETs

H. Y. Lin<sup>1</sup>, S. L. Wu<sup>2</sup>, C. W. Kuo<sup>1</sup>, Y. T. Huang<sup>1</sup>, S. J. Chang<sup>1</sup>, D. G. Hong<sup>2</sup>, C. Y. Wu<sup>1</sup>, C. T. Huang<sup>3</sup> and O. Cheng<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Cheng Shiu Univ. and <sup>3</sup>United Microelectronics Corp. (Taiwan)

Based on a detailed physical and electrical analysis, we have demonstrated that an improved densification anneal process of Sub-Atmospheric Chemical Vapor Deposition (SACVD)-based STI process to enhance NMOSFETs performance can be used in 40-nm node and beyond. Moreover, it would not affect on active gate oxide edge reliability for devices.

## P-3-22

### Calibration of Linear Piezo Resistance Coefficients using 3-Dimensional Stress Simulation of Si-MOSFETs Structures

A. Satoh<sup>1</sup>, T. Tada<sup>1</sup>, Y. Poborchii<sup>1</sup>, T. Kanayama<sup>1</sup>, S. Satoh<sup>1</sup> and H. Arimoto<sup>1</sup>, <sup>1</sup>AIST and <sup>2</sup>Fujitsu Semiconductor Ltd. (Japan)

The linear Piezo resistance model was calibrated using stress tensor by a well calibrated 3-dimensional stress simulation. By using of precise stress distribution in channel region of Si-MOSFET, the calibrated mobility model could predict mobility dependencies on layout parameters of Si-MOSFET.

## P-3-23

### Investigation of Different Capping Layers and Strain Sources for SMT Process

C. C. Liao, M. C. Lin and T. S. Chao, National Chiao Tung Univ. (Taiwan)

The compressive nitride is a promising technique for strain coupling, gate leakage, and hot carrier immunity concern for SMT application. The mechanisms of strain source and hydrogen diffusion are also clarified.

## P-3-24

### X-Ray Radiation Effects on CMOS Image Sensor In-Pixel Devices

J. Tan<sup>1</sup>, B. Butigen<sup>1</sup> and A. J. P. Theuvsissen<sup>1,2</sup>, <sup>1</sup>Delft Univ. of Tech. and <sup>2</sup>Harvest Imaging (the Netherlands)

This paper presents new results of radiation-induced degradation on 4-Transistor CMOS Image Sensor In-Pixel devices with the pinned photodiode and transfer-gate transistor due to the interface trap generation and trapped charges in the shallow trench isolation oxide during the radiation damage.

## P-3-25

### High-Performance (S. S.<100 mV/dec) Poly-Si TFTs with Laser Annealed Channel and High-κ Metal-Gate on Glass Substrate

Y. H. Lue<sup>1</sup>, C. H. Chien<sup>1</sup>, P. Y. Kuo<sup>1</sup>, M. J. Yang<sup>1</sup>, H. Y. Lin<sup>2</sup> and T. S. Chao<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Toplogy Optoelectronics Corp. (Taiwan)

We demonstrate high performance LTPS-TFTs with a TaN/HfO<sub>2</sub> and laser-annealed channel to combine glass substrate (called GSHM-TFTs). The GSHM-TFTs exhibit a low V<sub>th</sub>, steep S.S. ~ 95, 154mV/dec. and high I<sub>ratio</sub>>10<sup>7</sup>, 10<sup>8</sup> for N and P channel, respectively. The impact of grain boundaries in poly-Si is also investigated.

## P-3-26 (Late News)

### Electron and hole mobility comparison in a single Ge-MOSFET fabricated on 50 nm-thick GeOI substrate

D. D. <sup>1</sup>, C. H. <sup>1</sup>, T. Nishimura<sup>1,2</sup>, K. Nagashio<sup>1,2</sup>, K. Kita<sup>1,2</sup> and A. Toriumi<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>JST-CREST (Japan)

We show a direct comparison of electron mobility with hole one in a single MOSFET fabricated on 50 nm-thick low-doped GeOI by using the modified double Lm method.

## P-3-27 (Late News)

### Nanosized-Metal-Grain-Induced Characteristic Fluctuation in 16-nm CMOS Devices

L. Li<sup>1,2</sup>, C. H. Yu<sup>1</sup>, M. H. Han<sup>1</sup> and H. W. Cheng<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)

We estimate metal-grate-work-function fluctuations using full 3D device simulation which is different from the result of averaged work-function method due to localized random work-functions. Effects of number and position for different grain orientation are analyzed.

## Area 4: Advanced Memory Technology

(10 Papers)

## P-4-1

### Impedance analysis of controlled-polarization-type ferroelectric-gate TFT using RC distributed constant circuit

T. Fukushima, K. Maeda, T. Yoshimura, A. Ashida and N. Fujimura, Osaka Prefecture Univ. (Japan)

By using RC-distribution-constant-circuit, it was analyzed that the reversal of PSFe in ferroelectric-gate TFT was occurred only at the region near the source electrode by negative VG, and entire channel region by positive VG.

## P-4-2

### Effect of MIM type selection device on readout margin of cross-point bipolar ReRAM

J. Shin, I. Kim, J. Park, J. Lee, M. Jo, K. P. Biju, S. Jung, W. Lee, S. Kim, S. Park, D. Lee and H. Hwang, Gwangju Inst. of Sci. and Tech. (Korea)

We investigated a MIM type selection device that can alleviate the cross-talk effect in cross-point arrays. Also, a readout margin was analyzed depending on the memory size and an existence of a selection device.

## P-4-3

### One-Diode-One-Resistor Titanium-Oxide RRAM Fabricated at Room Temperature

C. W. Kuo, J. J. Huang, W. C. Chang and T. H. Hou, National Chiao Tung Univ. (Taiwan)

A nonpolar Pt/TiO<sub>2</sub>/Pt RRAM and a high forward-current Ti/TiO<sub>2</sub>/Pt oxide diode are realized using identical TiO<sub>2</sub> by room-temperature evaporation. Excellent characteristics are reported for the individual diode, RRAM, and diode / RRAM in series.

## P-4-4

### Improved Resistive Switching Uniformity of a Bilayer TiO<sub>2</sub> Films

I. Kim, S. Jung, J. Shin, K. P. Biju, K. Seo, M. Siddik, X. J. Liu, J. Kong, K. Lee and H. Hwang, Gwangju Inst. of Sci. and Tech. (Korea)

We investigated the resistive switching properties of bilayer TiO<sub>2</sub> films. To solve inferior electrical problems of sol-gel process, we deposited additional thin ALD TiO<sub>2</sub> layer. Also, switching mechanism is suggested based on exchange oxygen ions.

## P-4-5

### Miniaturization Limit of Memory Cell in Polycrystalline-NiO-ReRAM

K. Dobashi<sup>1</sup>, K. Kinoshita<sup>1,2</sup>, T. Yoda<sup>1</sup> and S. Kishida<sup>1,2</sup>, <sup>1</sup>Tottori Univ. and <sup>2</sup>Tottori Univ. Electronic Display Research Center (Japan)

Localized current distributions of polycrystalline NiO films were investigated by using C-AFM. It was suggested the minimum unit to generate the resistance change effect of polycrystalline NiO films was one crystal grain.

## P-4-6

### The observation of "Conduction Spot" on NiO resistance RAM

T. Fujii<sup>1</sup>, H. Kondo<sup>1</sup>, H. Kaji<sup>1</sup>, M. Arita<sup>1</sup>, M. Moniva<sup>1</sup>, T. Yamaguchi<sup>2</sup>, I. Fujiwara<sup>2</sup>, M. Yoshimaru<sup>2</sup> and Y. Takahashi<sup>1</sup>, Hokkaido Univ. and <sup>2</sup>STARC (Japan)

We successfully demonstrate and observe the conduction spot (CS) which includes filamentary path. The CS size can be controlled. The results suggest NiO ReRAM device size will be reduced by reducing the forming power.

## P-4-7

### Impact of Engineered Buried Ti layer on the Memory Performance of HfOx RRAM

P. S. Chen<sup>1</sup>, H. Y. Lee<sup>2,3</sup>, Y. S. Chen<sup>2,3</sup>, P. Y. Gu<sup>2</sup>, F. Chen<sup>2</sup> and M. J. Tsai<sup>1</sup>, <sup>1</sup>MingShin University of Science & Technology, <sup>2</sup>Indus. Tech. Res. Inst. and <sup>3</sup>National Tsing Hua Univ. (Taiwan)

Impact of engineered Ti layer on the memory performance of 5-nm-thick HfOx RRAM devices are investigated. Two stacked layer, consisted of Ti/HfOx/TiN and TiN/HfOx/Ti, were prepared. With a Ti of 10 nm, more oxygen atoms in HfOx films are captured during the capping of Ti overlayer.

## P-4-8

### High Efficiency Charge Storage Layer for MLC NAND Non-Volatile Memory

S. H. Liu<sup>1</sup>, W. L. Yang<sup>1</sup>, C. W. Chiu<sup>1</sup> and T. S. Chao<sup>2</sup>, <sup>1</sup>Feng Chia Univ. and <sup>2</sup>National Chiao Tung Univ. (Taiwan)

Recently, multi-level cell (MLC) as a promising technique has been researching to increase the storage density of SONOS-type NAND non-volatile memory. However, the main challenge of MLC operation is an electrical reliability problem because charge data retention and device endurance influence discrimination of multi bit. Therefore, the level of voltage offset between state and state (11, 10, 01, and 00) plays one of the key factors for MLC.

## P-4-9

### Evaluation of ALD grown strontium-doped HfO<sub>2</sub> thin films as capacitor dielectric for 40nm DRAM Device and beyond

J. S. Lim, J. H. Choi, S. J. Chung, S. Y. Kang, M. Y. Park, Y. Kim, K. Cho and C. Y. Yoo, Samsung Electronics Co., Ltd. (Korea)

Sr doped HfO<sub>2</sub> (Sr-HfO<sub>2</sub>) films with tetragonal crystal structure was fabricated by atomic layer deposition method and 550°C post deposition anneal. The specific dielectric constant of the tetragonal Sr-HfO<sub>2</sub> film was as high as 40.

## P-4-10 (Late News)

### Organic Nonvolatile Memories Based on PMMA and PHEMA Dielectric Layers

Y. C. Chen<sup>1</sup>, C. Y. Huang<sup>1</sup>, H. C. Yu<sup>1</sup>, C. Y. Cheng<sup>1</sup>, Y. K. Siu<sup>1</sup> and T. H. Chang<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National Taitung Univ. (Taiwan)

We have fabricated the resistor-type memories with poly(2-hydroxyethyl methacrylate) PHEMA and poly(methyl methacrylate) PMMA active layer, respectively. From the I-V characteristics, the devices with PMMA active layer have a lower erasing voltage (1.9 V) than that (2.6 V) of PHEMA- devices.

## Area 5: Advanced Circuits and Systems

(15 Papers)

## P-5-1

### A Low Loss High Selectivity Compact On-Chip Bandpass Filter for 60 GHz Milli-meter Wave CMOS SoC Solution Using Patterned Ground Shields

R. K. Pokharel, X. Liu, R. Dong, H. Kanaya and K. Yoshida, Kyushu Univ. (Japan)

We proposed a 3.2dB insertion loss on-chip BPF for 60GHz band applications based on two-stage coupled ring resonators and patterned ground shields on 0.18μm CMOS technology. Using patterned ground shields, low insertion loss was realized by the trade-off between the coupling and position of taps to create two transmission zeros near the passband.



P-5-2

**A 1 Gb/s Differential Input Threshold Detection Based BPSK Receiver For IR-UWB Communication Using 180 nm CMOS Technology**

M. Hajiz, N. Sasaki and T. Kikkawa, Hiroshima Univ. (Japan)

A complete non-coherent differential input threshold detection based receiver for UWB-IR communication is demonstrated. The chip developed in 180 nm CMOS technology, occupying an area of 3.4 mm<sup>2</sup>, retrieves a BPSK data of 1 Gb/s using a supply voltage of 1.8 V while consuming 76 pJ/bit.

P-5-3

**A Fractional-N Frequency Synthesizer-Based Multi-standard I/Q Carrier Generation System in 0.13um CMOS**

W. Lou, X. Yan, Z. Geng and N. Wu, Institute of Semiconductors, Chinese Academy of Sciences (China)

This paper presents a carrier generation system based on fractional-N frequency synthesizer with three Quadrature VCOs and it generates I/Q LO frequency. The locked frequency range is 2.8\*6.1GHz. And successive divide by 2 prescalers make the frequency from 0.7 to 6.1 GHz continuously by the reasonable frequency planning.

P-5-4

**Digitally Controlled Ring Oscillator for Multi-Standard GHz Applications**

A. Tomar, S. Lingala, R. K. Pokharel, H. Kanaya and K. Yoshida, Kyushu Univ. (Japan)

A 9-bit digitally controlled oscillator (DCO) is presented. The DCO is implemented using multiple path feed forward architecture in 0.18 μm CMOS technology. Tuning is achieved using digitally control current starved method which makes DCO portable.

P-5-5

**The Effect of Field-Plate Technique on CMOS Ring Oscillator**

H. C. Chen<sup>1</sup>, C. H. Kuo<sup>1</sup> and S. S. Lu<sup>2</sup>, <sup>1</sup>National Taiwan Univ. of Sci. and Tech. and <sup>2</sup>National Taiwan Univ. (Taiwan)

Field-plate technique is applied to ring oscillators in 0.35-μm CMOS technology. Ring oscillators constructed from field-plate transistors and standard ones achieve phase noises of -85.4/-82.9 dBc/Hz at 100-kHz offset, respectively. It improves the oscillator phase noise by 2-3 dB in the 1/f<sup>2</sup> region but it makes no difference over the 1/f<sup>1</sup> region.

P-5-6

**A 12b Two-Stage Single-Slope ADC with Time to Digital Converter**

M. Shin, M. Ikebe, J. Motohisa and E. Sano, Hokkaido Univ. (Japan)

Applying a TDC with multi-phase-clock signals reduced the number of circuit elements, achieved consistency between a single-slope ADC and the TDC, and realized robust meta-stability. We designed a 12-bit ADC by using 0.25-μm CMOS process.

P-5-7

**Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL Synthesizers**

Z. Xu, J. G. Lee and S. Masui, Tohoku Univ. (Japan)

We propose a novel dithering method with simple implementation and non-hardware overhead to eliminate spurs of digital delta-sigma modulators (MASH and single-loop) applied in PLL applications. Simulation results compared with conventional solutions prove its effectiveness.

P-5-8

**g<sub>m</sub>/I<sub>b</sub> Lookup Table Based Operational Transconductance Amplifier Design Featuring Settling Time Optimization**

T. Kashimura, T. Konishi and S. Masui, Tohoku Univ. (Japan)

We propose the gm/I<sub>b</sub> lookup table based OTA design method featuring settling time optimization, which can achieve the target settling time with the minimum power consumption by employing an iterative design sequence.

P-5-9

**A Novel Soft-Start Control Circuit for Current-Mode Buck DC-DC Converters**

K. Shibata and C. K. Pham, The University of Electro-Communications (Japan)

This paper proposes a soft-start control circuit for Current-Mode DC-DC Converters. The circuit achieved the soft-start characteristics of 150 μs. The control circuit is not sensitive to the input voltage, operating temperature and inductor value.

P-5-10

**A Multiple Time Programmable On-chip Trimming Technique for CMOS Bandgap Reference Circuits**

C. H. Wu, H. Lin and M. K. Wang, National Chung Hsing Univ. (Taiwan)

An alternative trimming technique for voltage reference circuits using multiple time programmable (MTP) devices is proposed using TSMC 0.35μm CMOS process in smaller chip area with more flexibility. The measurement results demonstrate the variation of reference voltages could be reduces from 120mV to 20mV after the trimming method was applied.

P-5-11

**A Sub-nanoampere Two-stage Power Management Circuit in 0.35-μm CMOS for Dust-Size Batteryless Sensor Nodes**

M. Ugajin, T. Shimamura, S. Mutoh and M. Harada, NTT Corp. (Japan)

A sub-nanoampere two-stage power management circuit that uses off-chip capacitors for energy accumulation is presented. The simulated and experimental results for the power management circuit describe the operation for a 1-nA current source.

P-5-12

**An Energy Harvest Current-Mode Demodulator for Low Power 3-D Stacked Retinal Prosthesis**

K. Kiyoyama<sup>1,2</sup>, T. Fukushima<sup>2</sup>, M. Koyanagi<sup>2</sup> and T. Tanaka<sup>2</sup>, <sup>1</sup>Nagasaki Institute of Applied Science and <sup>2</sup>Tohoku Univ. (Japan)

In this paper, the proposed current-mode demodulator using clamped current which is usually disposed thermal energy at clamp circuit is described.

P-5-13

**A Novel Rectifier Architecture for UHF RFID Transponder**

J. Cui, J. Akita and A. Kitagawa, Univ. of Kanazawa (Japan)

This paper presents a novel rectifier structure for wireless biomedical temperature monitoring tags. The proposed rectifier has an advance in realizing high power conversion efficiency (PCE) as well as gaining high output voltage simultaneously. This circuit has been fabricated in a standard CMOS process. Measurement results show a PCE of 32% at -30dBm incident power.

P-5-14

**Distribution of Characteristic Changes in MOSFETs Induced by Resin-Molded Packaging Stress**

N. Ueda, E. Nishiyama and H. Watanabe, RICOH Company, Ltd. (Japan)

Packaging-induced performance reductions for a small-scale IC are evaluated using specially designed test chips. The results reveal that not only MOSFET selection but also the orientation should be considered for increasing the precision of ICs.

P-5-15 (Late News)

**Low-Voltage and High-Speed Voltage-Controlled Ring Oscillator with Widely Tuning Range in 0.18μm CMOS**

Y. S. Tiao, M. L. Sheu and L. J. Tsao, National Chi-Nan Univ. (Taiwan)

A new differential delay cell with a complementary current control to increase the control voltage range as well as the operation frequency is proposed for low-voltage operation. The measured results show that a wide operation frequency range with a best FOM from 8.36GHz to 1.29GHz and from 4.09GHz to 0.479GHz are achieved at the full range control voltage of 1.8V and 1V, respectively.

<p><b>Area 6: Compound Semiconductor Electron Devices and Related Technologies</b></p> <p>(15 Papers)</p>
-----------------------------------------------------------------------------------------------------------

P-6-1

**Characterization of SiGe Thin Films Deposited by RF Magnetron Sputtering for Infrared Imaging Sensor**

K. Yamaki<sup>1</sup>, S. Sekino<sup>2</sup>, T. Tai<sup>1</sup>, S. Nakamura<sup>2</sup>, T. Yoshitake<sup>2</sup> and A. Furukawa<sup>1</sup>, <sup>1</sup>Tokyo Univ. of Sci. and <sup>2</sup>NEC Corp. (Japan)

An alternating multi-stacked SiGe film was deposited by using RF magnetron sputtering technique for infrared imaging sensor. The film annealed in an Ar atmosphere exhibited a large TCR and a high conductivity.

P-6-2

**Low Gate Leakage Current InAlAs/InGaAs Metamorphic HEMTs Using HBr + UV Illumination Gate Treatment Technology**

C. H. Chen, C. W. Yang, C. K. Lin and H. C. Chiu, Chang Gung Univ. (Taiwan)

Recently, many investigations of inversion-mode InGaAs MOSFETs and AlGaAs/ InGaAs heterostructure FETs have reported excellent devices performance due to its surface chemical treatment [1-3]. The HBr chemical treatment of InGaAs surface has obtained considerable attention because of its simplicity and suitability for commercial exploitation.

P-6-3

**The low frequency noise analysis in bottom-gated ZnO Thin film Transistors with different active layer thickness**

K. S. Jeong<sup>1</sup>, Y. S. Kim<sup>2</sup>, J. G. Park<sup>1</sup>, S. D. Yang<sup>1</sup>, Y. M. Kim<sup>1</sup>, H. J. Yun<sup>1</sup>, H. D. Lee<sup>1</sup> and G. W. Lee<sup>1</sup>, <sup>1</sup>Chungnam National Univ. and <sup>2</sup>National NanoFab Center (Korea)

In this paper, 1/f noise is analyzed to characterize the quality of the active layer of ZnO TFTs with different thicknesses of 40 nm and 80 nm. The extracted Hooge's parameter (aH) indicates that the ZnO film of 80nm with the larger grain size has better quality, which explains well the inferior Vth instability of the ZnO film of 40nm.

P-6-4

**Submicron GaN Gunn Diodes with Different Electron Launcher Structures at Terahertz Frequencies**

L. A. Yang, Y. Hao, C. Yu and J. Zhang, Xidian Univ. (China)

GaN Gunn diodes with notch-doping GaN launcher and AlGaIn launcher are investigated under wide range of temperatures by using negative differential mobility model based simulation. The fundamental frequency of over 300 GHz and the shift of oscillation mode are obtained.

P-6-5

**Short Channel Effect of Indium-Gallium-Zinc-Oxide Thin Film Transistors**

S. H. Kuk, D. W. Kang, J. S. Lee, S. J. Kim, J. Y. Kwon and M. K. Han, Seoul National Univ. (Korea)

We have fabricated and investigated short channel IGZO TFTs. And we have investigated the current conduction mechanism of IGZO TFTs. When we design IGZO TFTs, we should consider the whole active layer, because IGZO films have high mobility and high carrier concentration.

P-6-6

**Physics-Based Modeling and Analysis of Compound Semiconductor Devices and Circuits in Extreme Environments**

M. Turowski, A. Raman and A. Fedoseyev, CFD Research Corp. (CFDR) (USA)

Mixed-mode simulations combining 3D device physics with external load circuit enable prediction of transient radiation effects in circuits with III-V HEMTs and SiGe HBTs. Including circuit parasitics is critical for computing results matching experimental data.

P-6-7

**Thermal Stability of AlGaIn/GaN HEMTs Using High Work Function Pd-gate, Ir-gate, Ni-gate Designs**

C. W. Lin, C. K. Lin and H. C. Chiu, Chang Gung Univ. (Taiwan)

Wide bandgap AlGaIn/GaN high electron mobility transistors (HEMTs) are emerging as excellent candidates for RF/microwave power amplifiers (PAs) because of their high frequency and power handling capabilities [1]. However, thermal effects can be an important issue in RF power devices, owing to the huge amount of heat generated during their operation [2].

P-6-8

**10-Gb/s InGaAs P-I-N photodetector with planar buried heterostructure**

Y. S. Wang<sup>1,2</sup>, S. J. Chang<sup>1</sup>, Y. Z. Chiou<sup>1</sup>, S. P. Chang<sup>1</sup>, Y. H. Wu<sup>1</sup>, R. T. Hsu<sup>1</sup> and W. Lin<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Southern Taiwan University and <sup>3</sup>LandMark Optoelectronics Corp. (Taiwan)

The authors report the fabrication of high performance planar InGaAs P-I-N buried heterostructure photodetectors (BH-PD) by introducing mesa etching and refilling with semi-insulating InP. It was found that measured 3-dB bandwidth for the fabricated BH-PD was 12.4 GHz.

P-6-9

**Enhanced Device Performance of AlGaIn/GaN MOSHEMT with Thermal Oxidation**

S. Liu<sup>1</sup>, J. Wang<sup>1</sup>, R. Gong<sup>1</sup>, Z. Dong<sup>1</sup>, M. Yu<sup>1</sup>, C. P. Wen<sup>1</sup>, C. Zeng<sup>2</sup>, Y. Cai<sup>2</sup> and B. Zhang<sup>2</sup>, <sup>1</sup>Peking Univ. and <sup>2</sup>Suzhou Inst. of Nano-tech and Nano-bionics (China)

Bottom-gated thin-film transistors (TFTs) were fabricated on Corning 1737 glass substrates using ZnO channel layer grown by MOCVD and Si3N4 gate dielectric by PECVD. It is demonstrated that the V<sub>I</sub>/I<sub>II</sub> ratio used for the growth of ZnO film as well as the incorporation of a thin MgZnO layer at the ZnO/Si3N4 interface affects TFT performance.

P-6-10

**Current stress instability analysis of amorphous InGaZnO thin film transistors**

J. H. Kang, E. N. Cho and I. Yun, Yonsei Univ. (Korea)

The electrical characteristic variation of the a-IGZO TFT by current injection stress along channel thickness variation has been investigated.

P-6-12

**Normally-off GaN MOSFET with ITO Schottky Barrier Source/Drain and (NH<sub>4</sub>)<sub>2</sub>S<sub>x</sub> Surface Treatment**

T. H. Kim<sup>1</sup>, C. J. Lee<sup>1</sup>, D. S. Kim<sup>1</sup>, S. Y. Sung<sup>1</sup>, B. K. Jung<sup>2</sup>, Y. W. Heo<sup>1</sup>, J. H. Lee<sup>1</sup> and S. H. Hahn<sup>1</sup>, <sup>1</sup>Kyungbook National Univ. and <sup>2</sup>Electronics and Telecommunications Res. Inst. (Korea)

We demonstrated the schottky barrier metal oxide semiconductor field effect transistor applying indium-tin-oxide to the source and drain for the first time on the highly resistive GaN layer grown on silicon substrate. Using the (NH<sub>4</sub>)<sub>2</sub>S<sub>x</sub> pretreatment of GaN substrate, the I-V characteristics were improved.

P-6-13

**Improved optical properties of a-plane InGaIn/GaN multiple quantum wells with gradient-stages MQW structure**

H. C. Hsu<sup>1</sup>, Y. K. Su<sup>2</sup>, S. J. Huang<sup>1</sup>, C. Y. Cheng<sup>1</sup>, H. C. Chen<sup>1</sup>, J. H. Hong<sup>1</sup>, K. C. Chen<sup>1</sup>, Y. J. Wang<sup>1</sup>, C. Y. Wu<sup>1</sup> and M. C. Chou<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Kun Shan Univ. of Tech. and <sup>3</sup>ITRI South Micro Systems Tech. Center (Taiwan)

In this paper, the crystal quality of a-plane InGaIn \ GaN MQWs was further improved by implanting the gradient-stage MQWs before the active region. The a-plane InGaIn \ GaN MQWs with N (N=0, 5, 8, and 11) pairs of gradient-stage MQWs structure was also investigated.

## P-6-14

### Investigation of Bias Temperature Instability in HfInZnO Thin Film Transistor

J. S. Chang<sup>1</sup>, S. W. Kim<sup>1</sup>, D. W. Kwon<sup>1</sup>, J. H. Kim<sup>1</sup>, J. C. Park<sup>2</sup>, I. Song<sup>3</sup>, U. I. Jung<sup>2</sup>, C. J. Kim<sup>2</sup> and B. G. Park<sup>1</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Samsung Adv. Inst. of Tech. (Korea)  
In the HfInZnO TFT, some reliability issues such as NBTI and PBTI are investigated. PBTI causes threshold voltage shift, and it is attributed to electron injection and hopping into SiO<sub>2</sub> bulk layer.

## P-6-15

### Study of the CeO<sub>2</sub>/HfO<sub>2</sub>/InAs metal-oxide-semiconductor capacitors with different post-deposition-annealing temperatures

T. E. Shie<sup>1</sup>, C. H. Chang<sup>1</sup>, Y. C. Lin<sup>1</sup>, K. Kakushima<sup>2</sup>, H. Iwai<sup>2</sup>, P. C. Lu<sup>1</sup>, T. C. Lin<sup>1</sup>, G. N. Huang<sup>1</sup> and E. Y. Chang<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Tokyo Inst. of Tech. (Taiwan)  
We have fabricated CeO<sub>2</sub>/HfO<sub>2</sub>/InAs two layers high-k dielectric MOS capacitor. The device shows the good C-V characteristics and higher capacitance value than HfO<sub>2</sub>/InAs. It is an candidate for high performance low power logic device applications.

## P-6-16 (Late News)

### Transparent oxide thin-film transistors using modulation-doped heterostructures

S. Taniguchi<sup>1</sup>, M. Yokozeki<sup>1</sup>, M. Ikeda<sup>1</sup> and T. Suzuki<sup>2</sup>, <sup>1</sup>Sony Corp. and <sup>2</sup>JAIST (Japan)  
Employing n-ITO / IGZO modulation-doped heterostructures, we confirmed enhancements of electron mobilities and TFT performances. Modulation doping is a promising method for improvements of TFT characteristics using TOSs.

## Area 7: Photonic Devices and Optoelectronic Integration (23 Papers)

## P-7-1

### Electrorefractive Effect in Strained InGaAs/InAlAs Five-Layer Asymmetric Coupled Quantum Well

T. Wajima<sup>1</sup>, T. Arakawa and K. Tada<sup>2</sup>, <sup>1</sup>Yokohama National Univ. and <sup>2</sup>Kanazawa Inst. Of Tech. (Japan)  
We theoretically analyze an InGaAs/InAlAs strained five-layer asymmetric coupled quantum well for optical modulators based on phase modulation. It is expected to exhibit large electrorefractive index change over a wide wavelength range with low voltage.

## P-7-2

### Modification of Material Parameters for InGaAs/InAlAs Quantum Wells

H. Yamada, Y. Iseri and T. Arakawa, Yokohama National Univ. (Japan)  
We discuss material parameters for InGaAs/InAlAs quantum wells comparing experimental and calculated data. Using the modified material parameters, we succeeded in obtaining the calculated absorption coefficient spectra more consistent with the experimental.

## P-7-3

### Influence of Intrinsic Layer Impurity in InGaAs/InAlAs Asymmetric Triple Coupled Quantum Well on Its Electrorefractive Index Change

Y. Amma, K. Ema and T. Arakawa, Yokohama National Univ. (Japan)  
We theoretically discuss the electrorefractive effect in an InGaAs/InAlAs ATCQW for 1.55-um-wavelength regions and the influence of intrinsic layer impurity on the electrorefractive index change of the ATCQW.

## P-7-4

### Dry Etching of Al-rich Al<sub>x</sub>Ga<sub>1-x</sub>As Holes with High Aspect Ratio for Photonic Crystal Fabrication

M. Mochizuki, T. Nakajima, D. Sato, F. Ishikawa, M. Kondow, M. Hara and H. Aoki, Osaka Univ. (Japan)  
We investigate ICP dry etching of Al<sub>x</sub>Ga<sub>1-x</sub>As for Photonic crystals fabrication. Avoiding the formation of oxide deposition, we obtain the air holes having its aspect ratio of 8 with its small diameter 110 nm.

## P-7-5

### Two-terminal device based on white-light emitting in GaAs single layer

S. Choi<sup>1</sup>, Y. W. Lee<sup>2</sup>, B. J. Kim<sup>1</sup>, J. Choi<sup>1</sup>, G. W. Seo<sup>1</sup> and H. T. Kim<sup>1</sup>, <sup>1</sup>ETRI, <sup>2</sup>Pukyong National Univ. and <sup>3</sup>Univ. of Science and Tech. (Korea)  
The two-terminal based on p-type GaAs single layer shows a white light emission(WLE) with a wavelength of 500-800 nm in visible ray. The light intensity can be control by isolation size of film, thickness of film, and carrier concentration. Furthermore, a WLE can be applied as quantum dot laser source, various light fixtures, and photo-diodes.

## P-7-6

### Optical Characterization of Broadband Asymmetrical Quantum Well for Laser Array Application

W. L. Chen, National Changhua Univ. of Edu. (Taiwan)  
A 98nm photoluminescence bandwidth centered at 1520nm was achieved by an AlGaInAs asymmetrical quantum well design and transition features have been identified by photoreflectance. The performance of DFB laser array was compared with optical characterization.

## P-7-7

### The Output Characteristics of a Soliton Cavity Laser Diode

M. C. Shih, W. C. Su and C. S. Chen, National Univ. of Kaohsiung (Taiwan)  
We present the output characteristics of a novel semiconductor laser diode with an intra cavity of solitons waveguide. It shows a different output characteristics from the traditional linear laser stripe lasers.

## P-7-8

### Enhanced Light Output of Vertical GaN-Based LEDs with Surface Roughening Using Sizable Controllable SiO<sub>2</sub> Nanotube Arrays

D. M. Kuo<sup>1</sup>, S. J. Wang, K. M. Uang<sup>2</sup>, T. M. Chen, W. C. Lee<sup>1</sup> and P. R. Lee, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Wufeng Inst. of Tech. (Taiwan)  
The use of SiO<sub>2</sub> nanotube arrays for nano-roughened n-GaN surface to improve the optoelectronic properties of vertical structure GaN-based LEDs shown a typical increase in light output power by 49.8% at 350 mA

## P-7-9

### Efficiency droop reduction in GaN-based light-emitting diodes by gradient-thickness multiple quantum wells

C. H. Wang, W. T. Chang, J. C. Li, Z. Y. Li, H. C. Kuo, T. C. Lu and S. C. Wang, National Chiao Tung Univ. (Taiwan)  
Efficiency droop in GaN-based LED is reduced from 17% to 13.3% by gradient-thickness MQWs design. And the output power is enhanced by 35%. The enhancement is due to the enhanced utilization rate of MQWs.

## P-7-10

### An Investigation of GaN-Based LED with MBE Grown Nanopillars by MOCVD.

K. L. Chuang, J. R. Chang, P. M. Tu, C. H. Chiu, Y. J. Li, H. W. Zan, H. C. Kuo and C. Y. Chang, National Chiao Tung Univ. (Taiwan)  
High quality GaN-based LED was fabricated by MOCVD using MBE GaN NPs template. Room temperature Raman shift and TEM demonstrated great reduction in the strain of sample and the quality enhancement mechanism, void-induced dislocation-gathering and stress-relaxation.

## P-7-11

### High Quality Vertical LEDs Fabrication by Means of Mechanical Lift-off

P. M. Tu<sup>1</sup>, S. C. Hsu<sup>2</sup>, M. H. Lo<sup>1</sup>, H. W. Zan, H. C. Kuo, S. C. Wang, Y. J. Cheng<sup>3</sup> and C. Y. Cheng<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Tamkang Univ. and <sup>3</sup>Academia Sinica (Taiwan)  
We report the fabrication of mechanical lift-off high quality thin GaN by using Hexagonal Inverted Pyramid (HIP) structures as a sacrificial layer during wafer bonding process for vertical light emitting diodes.

## P-7-12

### The Improvement of Light Intensity for Nitride-Based MQW LEDs by Gradient-Stage Emitter Layer

S. J. Huang, Y. K. Su, C. Y. Tseng, S. C. Lin and H. C. Hsu, National Cheng Kung Univ. (Taiwan)  
The light intensity of nitride-based LEDs is improved by an emitter layer (EL) with gradient depth of quantum wells (QWs). The results shows about 20% increment compared to dual-stage LED.

## P-7-13

### Manipulative Polarization of a-plane InGaN/GaN Photonic Crystals for Enhanced Spontaneous Emission

Y. C. Lee<sup>1</sup>, H. H. Huang<sup>2</sup>, Y. R. Wu and P. Yu<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Taiwan Univ. (Taiwan)  
Polarization characteristics of a-plane InGaN/GaN photonic crystal microcavities are manipulated to enhance spontaneous emission (SpE) without compromising cavity Q and modal volume. Enhanced SpE rates are investigated for different quantum well thicknesses and indium compositions

## P-7-14

### Reduction in efficiency droop in InGaN/GaN MQWs light-emitting diodes grown on free standing GaN substrate

C. H. Chiu<sup>1</sup>, C. L. Chao<sup>1,2</sup>, D. W. Lin<sup>1</sup>, Z. Y. Li, H. C. Kuo, T. C. Lu and S. C. Wang, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Indus. Tech. Res. Inst. (Taiwan)  
The LEDs fabricated on the free-standing GaN template exhibit smaller EL peak wavelength blue shift (1.2 nm), great enhancement of the light output and reduced efficiency droop compared with the conventional LEDs.

## P-7-15

### Estimating the Junction Temperature of InGaN and AlGaInP LEDs

Y. J. Lee, C. J. Lee and C. H. Chen, National Taiwan Normal Univ. (Taiwan)  
This work proposes an approach for directly determining the dependence of junction temperature on injected currents in InGaN and AlGaInP LEDs. Various important physical parameters that affect the junction temperature of an LED are also considered.

## P-7-16

### Characteristics of μ-Slice InGaN/GaN Light Emitting Diodes Formed by Focused Ion Beam Process

C. K. Hsu<sup>1</sup>, J. K. Sheu, J. K. Wang, M. L. Lee<sup>2</sup>, K. H. Chang<sup>1</sup>, S. J. Tu and W. C. Lai, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Southern Taiwan Univ. (Taiwan)  
In this study, we used focused ion beam to mill GaN/InGaN LED wafer into single micro scale device. The electrical and optical properties have been studied to investigate the damage caused by the ion beam.

## P-7-17

### GaN-based MIS Ultra-violet Photodetectors with the ZrO<sub>2</sub> Insulating Layer

R. H. Chen, Y. H. Tsai, S. Y. Tsai and C. F. Cheng, Cheng Shiu Univ. (Taiwan)  
GaN MIS UV photodetectors with ZrO<sub>2</sub> insulating layer were successfully fabricated and characterized. It was found that we can achieve the small dark current and large photocurrent to dark current contrast ratio from the proposed device with the use of ZrO<sub>2</sub> insulating layer.

## P-7-18

### Fabrication of Multi-Stack Ge Quantum-Dots for Blue to Near-Ultraviolet MOS Photodetectors

R. H. Yeh<sup>1</sup>, S. Y. Lo<sup>2</sup>, C. H. Yang, J. T. Horng and J. W. Hong, <sup>1</sup>Asia Univ. and <sup>2</sup>National Central Univ. (Taiwan)  
Metal-oxide-semiconductor photodetectors (PDs) with multi-stack and discrete Ge quantum dots (QDs) embedded in a-SiON/SiO<sub>2</sub> matrix for visible to near-ultraviolet photodetection have been fabricated with thermal anneal of as-deposited amorphous alloy layers.

## P-7-19

### Efficiency Improvement of GaN-Based LEDs with SiO<sub>2</sub> Nanorod Array and Nano-Scale Patterned Sapphire Substrate

J. K. Huang<sup>1</sup>, H. W. Huang<sup>2</sup>, K. Y. Lee<sup>2</sup> and H. C. Kuo<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Unitile Corp. (Taiwan)  
In this paper, GaN-based LEDs with a nano-scale patterned sapphire substrate (NPSS) and a SiO<sub>2</sub> photonic quasi-crystal (PQC) structure on an n-GaN layer using nano-ink lithography (NIL) are fabricated and investigated.

## P-7-20

### Mach-Zehnder Electro-Optic Modulator Fabricated on Silicon-on-Insulator (SOI) Substrate Based on the Multimode Interference (MMI) Effect

R. W. Chuang<sup>1,2</sup>, M. T. Hsu<sup>1</sup>, Y. C. Chang, S. H. Choi<sup>3</sup> and Y. J. Lee<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Nano Device Laboratories, Hsinchu City and <sup>3</sup>National Nano Device Laboratories, Tainan (Taiwan)  
The design of MMI-based 3dB MZI power splitter/combiner with dimensions of 6000um x 40um was proposed and analyzed. The operation of this device was based on the carrier injection effect, from which an approximate extinction ratio of -18.3 dB was obtained using BPM simulation. As for the device measurements, when the driving power was set at 0.2 W, the first π phase shift was observed.

## P-7-21

### Low loss junction of Si-wire waveguides and silica based waveguides for a hybrid waveguide photonic integrated circuit

Y. Wakayama, T. Kita and H. Yamada, Tohoku Univ. (Japan)  
The concept of the proposed hybrid waveguide photonic integrated circuit is that silica based waveguide is used for long distance optical interconnection and Si-wire waveguides are used for making sharp bend.

## P-7-22

### Migration-limited relaxation in Er<sub>3</sub>Y<sub>2</sub>SiO<sub>5</sub> crystals

T. Nakajima, T. Kimura and H. Isshiki, Univ. of Electro-Communications (Japan)  
Er<sub>3</sub>O<sub>5</sub> crystal is a key light source material for Si-photonics. In this system, the energy transfer can occurred between Er<sup>3+</sup>-Er<sup>3+</sup> in <sup>4</sup>I<sub>13/2</sub>.

## P-7-23

### Transmission enhancement of metal-patterned resonant filters on silicon substrates in terahertz frequencies

P. K. Chung, H. C. Huang and S. T. Yen, National Chiao Tung Univ. (China)  
We demonstrated a substrate-supported metal-patterned resonant filter with peak transmittance approaching transmittance of the substrate. The filter showed over 10 % increase in the peak transmittance and a comparable quality factor comparing with conventional filters.



**Area 8: Advanced Material Synthesis and Crystal Growth Technology**

(18 Papers)

**P-8-1**

**Growth of semipolar InN (10-13) on LaAlO<sub>3</sub>(112) substrate**

W. C. Chen<sup>1,4</sup>, S. Y. Kuo<sup>5</sup>, W. T. Lin<sup>3</sup>, J. S. Tian<sup>1</sup>, F. I. Lai<sup>1</sup>, C. N. Hsiao<sup>1</sup> and L. Chang<sup>4</sup>, <sup>1</sup>National Applied Research Labs., <sup>2</sup>Chang Gung Univ., <sup>3</sup>Yuan-Ze Univ. and <sup>4</sup>National Chiao Tung Univ. (Taiwan) In this study, we report the growth and characterization of semipolar (10-13) InN films grown on LaAlO<sub>3</sub> (112) substrate by metalorganic molecular beam epitaxy. InN films were grown at various substrate temperatures in the range of 465?540 oC.

**P-8-2**

**Growth Mechanism of Nonpolar A-Plane GaN on Patterned M-Plane Sapphire**

K. L. Chuang, J. R. Chang, S. P. Chang, P. M. Tu, Y. C. Hsu, W. Y. Chen, H. W. Zan, T. C. Lu, H. C. Kuo and C. Y. Chang, National Chiao Tung Univ. (Taiwan) Growth mechanism of a-GaN on trench-patterned m-sapphire by MOCVD under different V/III ratio was demonstrated. For V/III ratio from 350 up to 9000, growth of GaN from +c plane sidewalls is dominated.

**P-8-4**

**Laser Treatment of AlN Co-doped ZnO Film for p-type ZnO Fabrication**

L. W. Lai, K. W. Lin, C. H. Chang and J. T. Chen, Indus. Tech. Res. Inst. (Taiwan) High quality p-type ZnO film can be obtained by co-sputtering of ZnO and AlN targets under adequate N<sub>2</sub>/Ar flow ratio of 4% and laser activation energy density at 150mJ/cm<sup>2</sup>.

**P-8-5**

**Zinc oxide (ZnO) grown by Vertical-Plasma-Enhanced Metal Organic Chemical Vapor Deposition (VP-MOCVD)**

P. H. Lei, H. F. Kao, F. S. Juang and X. M. Wu, National Formosa Univ. (Taiwan) In this article, we have successfully fabricated ZnO film by VP-MOCVD. The growth temperature changed from 300 to 600 °C under the growth pressure of 30 mtorr and RF power of 100mW. The optical and electrical measurement indicated that the optimum growth temperature is around 500 °C.

**P-8-6**

**Fabrication of transparent p-NiO/n-ZnO heterojunction diodes for ultraviolet photodetector**

S. Y. Tsai<sup>1</sup>, M. H. Hon<sup>1</sup> and Y. M. Lu<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National University of Tainan (Taiwan) The fabrication and the properties of an optically transparent p-n heterojunction photodiode consisting of p-NiO and n-ZnO thin films. The structural and optical properties of the n-ZnO/p-NiO heterojunction were characterized by X-ray diffraction (XRD), UV?visible spectroscopy, Hall measurement, and I-V photocurrent measurements.

**P-8-7**

**Preparation and Characterization of white ZnS:Pr,Mn,KCl Phosphor**

S. H. Yang, C. H. Wang, Y. H. Ling and C. F. Do, National Kaohsiung University of Applied Sciences (Taiwan) Approaches of mixing complementary phosphors and codoping of activators were used to prepare white ZnS-based phosphors. Photoluminescence of the phosphor prepared by codoping was higher than that of the phosphor prepared by complementary mixing.

**P-8-8**

**Growing evaporated Ge dots with high crystallinity on patterned Si substrate by post thermal annealing**

C. W. Chiu, T. W. Liao, H. J. Huang, J. H. Lin and C. H. Kuan, National Taiwan Univ. (Taiwan) To obtain the evaporated Ge dots with high crystallinity on Si substrate, a method of using nano-structure and post thermal annealing is demonstrated. With well-designed hole-array pitch, the distribution of oxygen and quality of Ge QDs can be optimized. The processed Ge QDs size is over 20 nm which is estimated with the phonon confinement model of Raman scattering and confirmed by TEM image.

**P-8-9**

**Site- and shape-controlled growth of single and pair of InAs quantum dots using AFM anodic oxidation**

K. M. Cha<sup>1</sup>, K. Shibata<sup>1</sup>, I. Horiuchi<sup>1</sup>, T. Ueda<sup>1</sup> and K. Hirakawa<sup>1,2</sup>, <sup>1</sup>IIS/INQIE, Univ. of Tokyo and <sup>2</sup>CREST-JST (Japan) Site- and shape-controlled InAs QDs have been fabricated by AFM-assisted anodic oxidation at various applied voltages. It was found that site-controlled QDs have clear facets, suggesting their excellent crystalline quality. The size-control of InAs QDs was carried out by changing the applied voltage V and found that the lateral size of the QDs can be reproducibly controlled over a range of 30-140 nm simply by tuning V.

**P-8-10**

**Graphene Layers on Sapphire Substrates Grown by Alcohol CVD method**

Y. Miyasaka, A. Nakamura and J. Temmyo, Shizuoka Univ. (Japan) We evaluated graphene layers on sapphire substrates synthesized by alcohol CVD using UV-VIS spectral transmittance measurement and Raman spectroscopy. The results indicates a significance of a certain amount of thermal energy to form graphene networks on sapphire substrates.

**P-8-11**

**High electron mobility InSb films grown on Si (111) substrate via  $\sqrt{7}\times\sqrt{3}$ -In and 2x2-In surface reconstructions**

S. Khamsheh, K. Nakatani, K. Nakayama, M. Mori and K. Maezawa, Univ. of Toyama (Japan) The heteroepitaxial growth of InSb films with high electron mobility achieved via InSb bi-layer with two step growth procedure. This study shows the efficiency of the InSb bi-layer and two-step growth procedure for the improvement of the electrical property of the InSb films.

**P-8-12**

**Facile Fabrication of Two-dimensional Assemblies of Gold Nanoparticles by Using Solvent evaporation method**

K. Sugawa, Y. Tanoue, D. Tanaka and T. Sakai, Nihon Univ. (Japan) A novel approach for the rapid and facile preparation of the two-dimensional assemblies of gold nanoparticles by solvent evaporation method was established. The detailed structures of the assemblies were confirmed by absorption spectra and SEM.

**P-8-13**

**Fabrication and Photoelectrochemical Properties of Multilayer Assemblies Consisting of Silver-nanoparticles, Polydiacetylene, and Polyoions**

T. Akiyama<sup>1</sup>, A. Masuhara<sup>2</sup>, Y. Matsuda<sup>3</sup>, T. Arakawa<sup>1</sup>, T. Munaoka<sup>4</sup>, T. Onodera<sup>3</sup>, H. Okikawa<sup>3</sup> and S. Yamada<sup>4</sup>, <sup>1</sup>The University of Shiga Prefecture, <sup>2</sup>Yamagata Univ., <sup>3</sup>Tohoku Univ. and <sup>4</sup>Kyushu Univ. (Japan) We attempted to fabricate multilayer assemblies, which consisted of Ag NPs, polydiacetylene, and polyoions by the LbL technique. Furthermore, we evaluated the photon-to-current conversion efficiency of the multilayer assemblies fabricated on ITO electrodes.

**P-8-14**

**Self-assembly Patterning of “Quasi-Superparamagnetic” Magnetite Nanooctahedra**

J. M. Xue, National Univ. of Singapore (Singapore) It was demonstrated that 2D monolayer superstructures made of 21 nm-sized nanooctahedra could be obtained by applying a weak magnetic field (0.06 T)

**P-8-15**

**Efficient Preparation of Size-Controlled Nanoparticles using Thin Film Laser Ablation in Water**

M. Fukudome and H. Ikenoue, Kochi Nat'l Col. of Tech. (Japan) We could successfully develop a novel method for efficient preparation of size-controlled nanoparticles with narrow size distribution using thin film laser ablation in water.

**P-8-16**

**Degradation Mechanism for CLC Poly-Si n-TFTs under Low Vertical-Field HC Stress with Different Laser Annealing Powers**

S. Y. Chang<sup>1</sup>, M. C. Wang<sup>1,2</sup>, Z. Y. Hsieh<sup>2</sup> and C. Chen<sup>3</sup>, <sup>1</sup>Ming Hsin University of Science & Technology, <sup>2</sup>National Taipei Univ. of Tech. and <sup>3</sup>National Chiao Tung Univ. (Taiwan) The CLC poly-Si n-TFT with various laser annealing powers was investigated in this research. The degradation mechanism of device under voltage stress is dominated by HCE at the low vertical field.

**P-8-17**

**Polarized Thermorefectance and Reflectance Study of ReS<sub>2</sub> and ReS<sub>2</sub>:Au Single Crystals**

T. P. Huang<sup>1</sup>, D. Y. Lin<sup>1</sup>, J. D. Wu<sup>2</sup> and Y. S. Huang<sup>2</sup>, <sup>1</sup>National Changhua Univ. of Edu. and <sup>2</sup>National Taiwan Univ. of Sci. and Tech. (Taiwan) We have presented optical characterization of ReS<sub>2</sub> and ReS<sub>2</sub>:Au by using PTR and R measurements. The indirect band gaps and direct band edge excitonic transitions at various polarization angles have been observed. The temperature dependences, broadening parameters and doping effects are discussed.

**P-8-18 (Late News)**

**A simple method to control the alignment of ZnO rods on Si substrate**

S. C. Hung<sup>1</sup>, S. J. Chen<sup>2</sup>, N. J. Cheng<sup>2</sup> and Y. M. Li<sup>2</sup>, <sup>1</sup>Univ. of Shih Chien and <sup>2</sup>National Kaohsiung Univ. of Applied Sci. (Taiwan) ZnO seed layers and well-aligned ZnO single-crystalline micro/nanorods were synthesized on bare Si substrate without the assistance of catalysts by chemical bath deposition. Scanning electron microscopy (SEM) images and X-ray diffraction patterns show that the alignment of ZnO rods on Si(100) could be adjusted by varying the substrates' angles of incline, the reaction temperature, and the precursor concentration.

**P-8-19 (Late News)**

**Fabrication of coaxial p-copper oxide/n-ZnO nanowire photodiodes**

H. T. Hsueh<sup>1,2</sup>, S. J. Chang<sup>1</sup>, F. Y. Hung<sup>1</sup> and T. J. Hsueh<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan) The authors report the fabrication of p-copper oxide/n-ZnO nanowire photodiodes. It was found that we can achieve Cu<sub>2</sub>O/ZnO, Cu<sub>4</sub>O<sub>3</sub>/ZnO and CuO/ZnO nanowire photodiode by changing the O<sub>2</sub> flow rate. The responses were also discussed.

**Area 9: Physics and Application of Novel Functional Devices and Materials**

(14 Papers)

**P-9-1**

**Full-dimensional analysis of coherent spin dynamics in a semiconductor**

T. Inagaki<sup>1,2</sup>, H. Kosaka<sup>1,2</sup>, Y. Rikitake<sup>3,2</sup>, H. Imamura<sup>4,3</sup>, Y. Mitsumori<sup>1,2</sup> and K. Edamatsu<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>CREST-JST, <sup>3</sup>Sendai National College of Technology and <sup>4</sup>AIST (Japan) We demonstrate full-dimensional analysis of electron spin dynamics by applying the developed TKR method. The analysis clarified that the spin x-state, which is parallel to the applied magnetic field, only decays without the Larmor precession, and the spin lifetime of any prepared spin state are approximately equal to 600 ps without significant basis dependency.

**P-9-2**

**Ultrasonic wave induced mechanoluminescence**

N. Terasaki<sup>1</sup>, H. Yamada<sup>1</sup> and C. N. Xu<sup>2</sup>, <sup>1</sup>AIST and <sup>2</sup>JST (Japan) Mechanoluminescent particles emit intensive light under application of mechanical stress. From the viewpoint of a ubiquitous light source, we have investigated mechanoluminescence induced by ultrasonic wave, non-destructive and non-inventive stimulation, and successfully detect it.

**P-9-3**

**Effects of interface grading on electronic states and optical transitions in GaAb type-II quantum dots in GaAs**

T. Kawazu<sup>1</sup> and H. Sakaki<sup>1,2</sup>, <sup>1</sup>NIMS and <sup>2</sup>Toyota Technological Inst. (Japan) We theoretically analyze the effects of the Sb/As intermixing on a GaSb/GaAs type-II QD system and discuss how the spatial overlap of holes and electrons and the PL intensity is affected by the intermixing.

**P-9-4**

**Source Engineering for Tunnel Field-Effect Transistor: Elevated Source with Vertical Silicon-Germanium/Germanium Heterostructure**

G. Han, P. Guo, Y. Yang, L. Fan, Y. S. Yee, C. Zhan and Y. C. Yeo, National Univ. of Singapore (Singapore) Source engineering for TFET with in situ B-doped Si<sub>0.5</sub>Ge<sub>0.5</sub> source was investigated. A Ge layer inserted beneath the Si<sub>0.5</sub>Ge<sub>0.5</sub> source effectively increased the ION and subthreshold swing of the TFET due to the reduction of tunnel barrier and the suppression of B diffusion into Si channel.

**P-9-5**

**NIS tunneling junction fabricated by superconducting Boron-doped diamond**

R. Nomura<sup>1</sup>, S. Kitagoh<sup>1</sup>, M. Watanabe<sup>1</sup>, Y. Takano<sup>2</sup>, T. Yamaguchi<sup>2</sup> and H. Kawarada<sup>1</sup>, <sup>1</sup>Waseda Univ. and <sup>2</sup>NIMS (Japan) We fabricated Normal conductor ? Insulator ? Superconductor (NIS) tunneling junction operates with heavily boron doped diamond layer as superconductor. The typical characteristics of current-voltage and dI/dV-voltage are observed. We thought this junction has a potential to be a promising detector or some such devices.

**P-9-6**

**Improved Characteristics of MOCVD Grown ZnO TFTs by Controlling VI/II Ratio of ZnO Film Growth and Using a Modified TFT Layer Structure**

K. Remashan, Y. S. Choi, S. J. Park and J. H. Jang, GIST (Korea) The incorporation of the MgZnO layer and the use of higher VI/II ratio grown ZnO channel greatly enhanced TFT performance in terms of ?FE, S, and on/off current ratio. This is due to the larger grains in, and lower growth rate of the ZnO film.

**P-9-7**

**High-Performance Polycrystalline Silicon Thin-Film Transistor with Nickel-Titanium Oxide by Sol-Gel Spin-Coating and Fluorine Implantation**

S. C. Wu<sup>1</sup>, T. H. Hou<sup>1</sup>, S. H. Chuang<sup>2</sup>, H. C. Chou<sup>2</sup>, P. Y. Kuo<sup>1</sup>, T. S. Chao<sup>1</sup> and T. F. Lei<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Univ. of Kaohsiung (Taiwan) A high-performance poly-Si TFTs is reported without additional hydrogenation or advanced phase crystallization techniques. Excellent electrical characteristics are attributed to the promising high-k NiTiO<sub>3</sub> by sol-gel spin-coating and the trap passivation by fluorine implantation.

## P-9-8

### Correlating phonon frequency shift with magnetoelectric effect in the PbTiO<sub>3</sub>-CoFe<sub>2</sub>O<sub>4</sub> multiferroic system due to interfacial stress

C. Y. Tsai<sup>1</sup>, T. C. Huang<sup>2</sup> and W. F. Hsieh<sup>1,3, 1</sup>National Chiao Tung Univ., <sup>2</sup>National Taiwan Normal Univ. and <sup>3</sup>National Cheng Kung Univ. (Taiwan)

We report on the correlation between local behavior of interfacial phonon and ferromagnetic properties in three multiferroic consisting of different geometric shapes of ferromagnetic CoFe<sub>2</sub>O<sub>4</sub> (CFO) embedded in the ferroelectric matrix of PbTiO<sub>3</sub> (PTO) by using micro-Raman spectroscopy and SQUID.

## P-9-9

### Light Enhancement of Si-Nanocrystals-Embedded SiOx film on Silicon-on-Insulator Substrate

A. C. Chen<sup>1</sup>, Y. H. Lin<sup>2</sup>, M. H. Shih<sup>3</sup>, G. R. Lin<sup>2</sup> and H. C. Kuo<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>National Taiwan Univ. and <sup>3</sup>Academia Sinica (Taiwan)

We reported light enhancement from a Si-nanocrystals-embedded SiOx film on a silicon-on-insulator substrate in visible light range. Compared with SiOx film on a Si substrate, A strong emission from the SOI substrate was observed from SiOx film on SOI substrate was observed.

## P-9-10

### Multistep Electron Injection in a PtSi-Nanodots/Silicon-Quantum-Dots Hybrid Floating Gate in nMOSFETs

M. Ikeda, S. Nakanishi, N. Morisawa, A. Kawanami, K. Makihara and S. Miyazaki, Hiroshima Univ. (Japan)

The multistep electrons injection in an nMOSFET with a PtSi-NDs/Si-QDs hybrid floating FG has been demonstrated. This result can be interpreted in terms of the electron injection into the PtSi-NDs through the discrete charged states of Si-QDs.

## P-9-11

### Monolithic Integration of Ni-SPC Poly-Si TFTs and Lateral Large-grained Poly-Si TFTs

A. Hara, K. Kondo, T. Sato and T. Sato, Tohoku Gakuin Univ. (Japan)

In this paper, Ni-SPC poly-Si TFTs and lateral large-grained poly-Si TFTs were fabricated on different regions of a glass substrate, and then, the performance of each was evaluated.

## P-9-12

### Electric properties of SONOS memories with embedded silicon nanocrystals in nitride

M. C. Hsieh, T. Y. Chiang, H. A. Dai, C. C. Chen, C. H. Chiang, J. F. Wang, Y. J. Lin, J. Y. He, Y. N. Chen, T. S. Chao and J. F. Chen, National Chiao Tung Univ. (Taiwan)

Interface states at the SiO<sub>2</sub>/Si-substrate interface are identified by experiment and simulation. Embedded Si-NCs in nitride are confirmed as a formation of Si-quantum dots in nitride. The Si-NCs form quantum confined states above conduction band.

## P-9-13

### Analysis of MOSFET Electrometer Sensitivity by Radio-Frequency Reflection

M. Kawai, V. Singh, M. Nagasaka, H. Satoh and H. Inokawa, Shizuoka Univ. (Japan)

By the use of the RF reflection, electrometer consisting of 70-nm-gate MOSFET could operate at the speed of 25 MHz with a charge sensitivity of 5E-3 e/Hz<sup>0.5</sup> at room temperature. It was also found that the down scaling of the gate length is effective in improvement of the charge sensitivity.

## P-9-14 (Late News)

### Room-Temperature Number-Resolving Single-Photon Detection by SOI MOSFET

W. Du, H. Inokawa and H. Satoh, Shizuoka Univ. (Japan)

SOI MOSFET was evaluated as a single-photon detector. The device showed dark counts less than 0.02 cps even at 300 K, and the output waveforms exhibited clear separation of current levels, indicating the possibility of photon-number resolution. The recombination mechanism of the holes was also investigated, and indirect transition was suggested.

## Area 10: Organic Materials Science, Device Physics, and Applications (21 Papers)

## P-10-1

### A stacked organic/inorganic vapor barrier structure encapsulated flexible plastic substrates prepared using plasma-enhanced chemical vapor deposition

M. S. Jeng<sup>1</sup>, C. S. Chuang<sup>2</sup>, L. W. Lai<sup>2</sup>, B. Y. Lin<sup>1</sup> and D. S. Liu<sup>1</sup>, <sup>1</sup>National Formosa Univ. and <sup>2</sup>Indus. Tech. Res. Inst. (Taiwan)

A stacked organosilicon/SiOx layered-structure prepared by PECVD using the TMS monomer was applied to encapsulate the plastic substrate. An ultra-low WVTR was achieved from the PET substrate coated with a six-pair organosilicon/SiOx barrier structure.

## P-10-2

### Roll-type Micro-contact printing process with PDMS stamp for patterning conductive Metal Line with Ag ink

J. H. Kim, M. Y. Lee, Y. J. Park and C. K. Song, Dong-A Univ. (Korea)

In this paper, we fabricated the conductive metal line by roll type micro-contact printing with PDMS stamp using nano Silver ink. The ink transfer characteristic during printing was improved by optimizing a coating condition, inking speed, printing speed, printing pressure and Ag content. As a result, printed a line width of 30um, thickness of ~30nm, roughness less than 40nm.

## P-10-3

### Synthesis and Optical Properties of Polysilanes Containing Anthryl Groups

S. Ishibe, T. Mizuno and H. Tachibana, AIST (Japan)

Liner and network polysilane possessing anthryl group were synthesized, and the effect of heat and/or treatment on UV-vis-NIR spectroscopy is investigated. The result indicates heat treatment afford lower energy shift of the polymer absorption.

## P-10-4

### Effects of pore on dielectric constants of films deposited by PECVD

S. Park<sup>1</sup>, K. Kim<sup>1</sup>, C. Gong<sup>1</sup>, N. Lee<sup>1</sup>, Y. Kwon<sup>1</sup>, D. Lee<sup>1</sup> and M. Kim<sup>2</sup>, <sup>1</sup>R&D Center ATTO.Co.,Ltd and <sup>2</sup>Air Products and chemicals Korea (Korea)

We investigated what the pore in ultra low-k film effects on dielectric constants. Our results were shown that the flow rate of ATRP effects on dielectric constants due to pore density if pore size was same.

## P-10-5

### Estimation of Electron Injection Barrier Height at Metal/ Polymer Interface by Internal Photo-emission Spectroscopy and its Schottky Current Analysis

E. Itoh and S. Takaishi, Shinshu Univ. (Japan)

We have estimated the electron injection barrier height at metal/ polyfluorene based polymer interface by internal photoemission spectroscopy technique and current analysis as a function of electronegativity of cathode materials and the interfacial mid-gap states.

## P-10-6

### Extraction of Energy Density Profile of Bulk and Interface Trap States in Pentacene

S. H. Jeong and C. K. Song, Dong-A Univ. (Korea)

We extracted energy density of bulk and interface trap states in pentacene on PVP by using temperature dependent space charge limited current and temperature dependent transfer characteristics respectively. The bulk trap states exhibited a large state at 1.3 eV and the interface trap states also produced a large energy states at 1.2 eV.

## P-10-7

### Effect of Device Structure on Electrical Conduction of Terphenyl-based Molecule

T. Goto<sup>1</sup>, H. Inokawa<sup>1</sup>, Y. Ono<sup>1</sup>, A. Fujiwara<sup>1</sup> and K. Torimitsu<sup>1</sup>, <sup>1</sup>NTT Basic Res Labs, NTT Corp. and <sup>2</sup>Shizuoka Univ. (Japan)

A recent study of phenylene-based molecular devices has revealed many intriguing features. In this report, a phenylene-based molecule is selected, and the effect of device structure on electrical conduction is investigated.

## P-10-8

### High Efficiency Electrophosphorescence Red OLEDs Using a Thin BPY-OXD Cleaving Layer in an Ir-complex Doped Emitter Layer

C. H. Chen, K. R. Wang, Y. H. Tsai, S. F. Yen, P. Y. Su and C. F. Cheng, Cheng Shiu Univ. (Taiwan)

The authors demonstrate a considerable increase in current efficiency of Ir(piq)<sub>2</sub>(acac) doped phosphorescent organic red-light emitting device in which a thin Bpy-OXD layer acts as a cleaving layer. When a 5 nm Bpy-OXD layer divides the emitting layer (EML) into two sub-EMLs, a maximum luminance of 9830 cd/m<sup>2</sup> and current efficiency of 4.36 cd/A were obtained, which is higher than that of the device without it.

## P-10-9

### Oriented PFO Films Dye-Doped for Whitening of Polarized EL Devices

C. Heck, T. Mizokuro and N. Tanigaki, AIST (Japan)

We report on the combination of vapor transportation and friction transfer methods for doping linear fluorescent dyes into oriented polymer films. The ultimate aim is to produce white polarized EL devices by doping an orange dye into a blue emitting oriented PFO film in a way that the dye orientation is parallel to the orientation of the PFO film.

## P-10-10

### Application of a Porous Titanium Film to a Counter Electrode of a Dye-sensitized Solar Cell

M. Rahman, R. Kojima, M. E. F. Fihry, Y. Kimura and M. Niwano, Tohoku Univ. (Japan)

Here we developed a new counter electrode with porous Ti film for dye sensitized solar cells. It is seen that DSC with porous Ti shows better performance than that of usual Pt counter electrode.

## P-10-11

### Annealing Effects on Polymer Solar Cells with High Polythiophene- fullerene Concentrations

C. S. Ho<sup>1</sup>, E. L. Huang<sup>1</sup>, W. C. Hsu<sup>1</sup>, C. S. Lee<sup>2</sup>, Y. N. Lai<sup>1</sup> and W. H. Lai<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Feng Chia Univ. (Taiwan)

Composites of conjugated P3HT and PCBM with 3 and 5 wt% concentrations are prepared to study the thermal annealing effect at different temperatures. In the case of 3 wt% film, absorption spectrum shows a small increase of intensity upon annealing between 110 and 150°C whereas an obvious degradation as the temperature is higher than 170°C.

## P-10-12

### Construction and Evaluation of Organic Solar Cells Using a Spray-Coating Method

Y. Murakami, H. Ishihara, T. Mizutani, K. Kojima and S. Ochiai, Aich Inst. of Tech (Japan)

In this study, we fabricated organic solar cells by spray-coating method. As a result, the short circuit current density is 2.07mA/cm<sup>2</sup>, the open circuit voltage is 0.45V, and the power conversion efficiency 0.35%.

## P-10-13

### Silver Nanoparticle-Assisted Photocurrent Generation in Polythiophene-Fullerene Thin Films

J. You, T. Arakawa, H. Yoneda, T. Akiyama and S. Yamada, Kyushu Univ. (Japan)

We have tried to use LSPR of silver nanoparticles in order to enhance light absorption and resultant photocurrent generation from polythiophene-fullerene thin films. The effects of LSPR were verified.

## P-10-14

### Performance Improvement of OTFT by controlling Crystal Morphology of TIPS-Pentacene

M. J. Kim, G. S. Ryu, J. W. Hwang and C. K. Song, Dong-A Univ. (Korea)

In this paper, we controlled crystal morphology of TIPS pentacene by adjusting the moving velocity of edge contact line of droplet to be matched with the velocity of crystal formation at the edge.

## P-10-15

### Numerical Simulation of Contact Resistance in Organic Field-Effect Transistors

S. Nishigami, T. Nagase, T. Kobayashi and H. Naito, Osaka Prefecture Univ. (Japan)

We have carried out the two dimensional simulation of top-contact and bottom-contact OFETs in the presence of localized states and disorder regions in order to investigate the origin of contact resistance

## P-10-16

### Frequency Response of Polymer Field-Effect Transistors Fabricated by a Self-Aligned Method

H. Hatta<sup>1</sup>, Y. Miyagawa<sup>1</sup>, T. Nagase<sup>1,2</sup>, T. Kobayashi<sup>1,2</sup>, S. Murakami<sup>3</sup>, M. Watanabe<sup>4</sup>, K. Matsukawa<sup>4</sup> and H. Naito, <sup>1</sup>Osaka Prefecture Univ., <sup>2</sup>The Res. Inst. for Molecular Electronic Device, <sup>3</sup>Tech. Res. Inst. of Osaka Prefecture and <sup>4</sup>Osaka Municipal Technical Res. Inst. (Japan)

We have investigated frequency characteristics of polymer-based OFETs fabricated by the self-aligned method. The impedance spectroscopy of the self-aligned OFETs reveals the three-orders-of-magnitude decrease in parasitic capacitance from conventional OFETs and frequency dependence of channel formation process in OFETs.

## P-10-17

### UV-patternable polymer dielectric for organic thin film transistors

C. M. Wu, H. T. Wang, S. H. Su and M. Yokoyama, I-Shou Univ. (Taiwan)

The OTFTs using a UV-patternable polymer material, m-UVCur06, as the gate dielectric have been fabricated and characterized. The pattern resolution can reach 3 μm and the pentacene-based OTFTs exhibit an on-off ratio around 10<sup>5</sup>.

## P-10-18

### Improvement of Pentacene Organic Thin-Film Transistor Considering Quantum Effect

A. Heya and N. Matsuo, Univ. of Hyogo (Japan)

Carrier transport in organic thin-film transistors (OTFTs) was investigated by using pentacene OTFT and sample for vertical transport evaluation with various film thickness from 1 to 50nm. The Ion of 3nm OTFT was higher than that of 50nm OTFT. It is considered that the triangle potential was formed at interface between pentacene and SiO<sub>2</sub>.

## P-10-19

### Temperature Dependence of Charge Transport in Polythiophene-Based Field-Effect Transistors

M. Yoshikawa<sup>1</sup>, T. Banno<sup>1</sup>, T. Nagase<sup>1</sup>, T. Kobayashi<sup>1</sup>, S. Murakami<sup>2</sup> and H. Naito, <sup>1</sup>Osaka Prefecture Univ. and <sup>2</sup>Tech. Res. Inst. of Osaka Prefecture (Japan)

Field-effect transistor (FET) measurements of Organic FETs based on regioregular polythiophenes in a wide temperature range from 9 K to 300 K have been performed to investigate charge transport mechanism in OFETs.

## P-10-20

### Reverser off-set Printing Process for Gate Electrodes of OTFT-Backplane

J. E. Park, M. Y. Lee and C. K. Song, Dong-A Univ. (Korea)

For gate electrodes and lines of OTFT-backplane, first, screen printing was applied to uniformly deposit Ag ink thin film over the area of substrate, and then etching resist was patterned by reverse off-set printing. The final gate electrodes were obtained through etching Ag ink layer. By using this process the line feature of 50 um was obtained with the resistance of 1 W/square over 6" substrate.

**P-10-21**

**Wettability Improvement by Silica Nanoparticle Addition in Solution-Processed TIPS-Pentacene Field-Effect Transistors**

S. Yamazaki<sup>1,2</sup>, T. Hamada<sup>3</sup>, S. Tokai<sup>1</sup>, M. Yoshikawa<sup>2</sup>, T. Nagase<sup>2,3</sup>, T. Kobayashi, Y. Michiwaki<sup>4</sup>, S. Watase<sup>5</sup>, M. Watanabe<sup>6</sup>, K. Matsukawa<sup>7</sup> and H. Naito<sup>2,3</sup>, <sup>1</sup>Citizen Holdings Co., LTD., <sup>2</sup>Osaka Prefecture Univ., <sup>3</sup>Res. Inst. Molecular Electronic Dev., <sup>4</sup>Fuso Chemical Co., LTD. and <sup>5</sup>Osaka Municipal Technical Res. Inst. (Japan)

We report the improvement of the wettability of soluble organic semiconductors of TIPS-pentacene on hydrophobic poly(methylsilsesquioxane) gate dielectrics by the addition of silica nanoparticles. Silica nanoparticle addition also allows the direct patterning with ink-jet process.

**Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)**  
(14 Papers)

**P-11-1**

**Detection of Antigen-Antibody Reaction Using Si Ring Optical Resonators Functionalized with an Immobilized Antibody-Binding Protein**

M. Nishida, M. Fukuyama, Y. Abe, Y. Amemiya, T. Ikeda, A. Kuroda and S. Yokoyama, Hiroshima Univ. (Japan)

Rapid immobilization technique for variety of antibodies on Si-ring optical-resonator biosensor has been developed using Si-tagged protein A<sub>2</sub>, which leads to the integrated high-throughput biosensors. Green fluorescent protein and prostate specific antigens were actually detected

**P-11-2**

**Control of Supported Lipid Bilayer Self-Spreading through Nanogap by Local Electric Field**

Y. Kashimura, K. Furukawa and K. Torimitsu, NTT Basic Res. Labs. NTT Corporation (Japan)  
We demonstrated that the development of the self-spreading lipid bilayers could be controlled by the temporal switching of the electric field applied to a nanogap.

**P-11-3**

**Surface Infrared Spectroscopic Study of ATP Synthesis in Mitochondria**

Y. Aonuma<sup>1</sup>, R. Yamaguchi<sup>1</sup>, M. Abe<sup>1</sup>, A. Hirano-Iwata<sup>2</sup>, Y. Kimura<sup>1</sup>, Y. Shinohara<sup>3</sup> and M. Niwano<sup>1,2</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>JST and <sup>3</sup>Univ. of Tokushima (Japan)

We have monitored ATP synthesis in isolated mitochondria by using IRAS in the multiple internal reflection (MIR) geometry. Through real-time monitoring of oxidative phosphorylation in mitochondria, it is demonstrated that conversion processes between ADP and ATP can be detected by the IR spectral changes of phosphate groups in adenine nucleotides.

**P-11-4**

**Rapid Biosensing Platform based on Monitoring Changes in the Optical Reflectance of Porous Silicon due to Penetration by Functionalized Superparamagnetic Beads**

P. J. Ko<sup>1,2</sup>, Y. Morimoto<sup>1</sup>, R. Ishikawa<sup>1,2</sup>, B. Cho<sup>3</sup>, H. Sohn<sup>3</sup> and A. Sandhu<sup>2,4</sup>, <sup>1</sup>Tokyo Tech, <sup>2</sup>Tokyo Tech. Global COE program, <sup>3</sup>Chosun Univ. and <sup>4</sup>Toyohashi Univ. of Tech. (Japan)

We demonstrated the feasibility of a novel biosensing method utilizing superparamagnetic beads for medium varying index reflectivity of PSI.

**P-11-5**

**Differential setup of light-addressable potentiometric sensor with an enzyme reactor**

K. Miyamoto<sup>1</sup>, M. Yoshida<sup>1</sup>, T. Wagner<sup>1</sup>, Y. Tatsu<sup>1</sup> and M. J. Schöning<sup>2,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Aachen Univ. of Applied Sciences and <sup>3</sup>Research Centre Jülich (Japan)

The light-addressable potentiometric sensor was applied for the differential measurement in flow channels to detect enzymatic reactions. The differential measurement was demonstrated to suppress the drift in the sensor signal.

**P-11-6**

**Optimization of Urea-EnFET Based on Ta<sub>2</sub>O<sub>5</sub> Layer with Post Annealing**

T. C. Yu<sup>1</sup>, C. E. Lue<sup>1</sup>, W. Y. Chuang<sup>1</sup>, C. M. Yang<sup>2</sup>, D. Pijanowski<sup>3</sup> and C. S. Lai<sup>1</sup>, <sup>1</sup>Chang Gung Univ., <sup>2</sup>Device Section, Department of WAT and Devices, Inotera Memories Inc. and <sup>3</sup>Institute of Biocybernetics and Biomedical Engineering, Polish Academy of Sciences (Taiwan)

In this study, the highest performance of pH sensitivity, hysteresis, drift, and light induced drift, were observed on Ta<sub>2</sub>O<sub>5</sub>-ISFET with post N<sub>2</sub> annealing. In addition, for the application of urea detection, the best sensing properties were also performed on the EnFET based on the annealed Ta<sub>2</sub>O<sub>5</sub> layer.

**P-11-7**

**A study of olfactory signal sensing with FET biosensor**

M. S. Kim<sup>1</sup>, W. J. Cho<sup>1</sup>, J. Y. Choi<sup>2</sup> and J. O. Lim<sup>2</sup>, <sup>1</sup>Kwangwoon Univ. and <sup>2</sup>Kyungpook National Univ. (Korea)

In this study, we fabricated and investigated field effect transistors (FETs) with living olfactory neural cells of rat pup (day 0.5–1) for real-time diagnosis of chronic obstructive pulmonary disease.

**P-11-8**

**Impact of Quantum Mechanical Effects on Silicon Nanowire Biosensors**

B. K. Y. Lu and P. Su, National Chiao Tung Univ. (Taiwan)

In this work, we investigate the impact of Quantum mechanical effects on Si-NW biosensors. Our results indicate that by exploiting the Q.M. effect, the sensitivity of Si-NW biosensors can be enhanced.

**P-11-9**

**A glucose biosensor based on pH-sensitive Sm<sub>2</sub>TiO<sub>5</sub> electrolyte-insulator-semiconductor**

T. M. Pan, C. W. Lin, C. H. Chiang, M. D. Huang and C. Y. Chou, Chang Gung Univ. (Taiwan)

The EIS device incorporating a Sm<sub>2</sub>TiO<sub>5</sub> sensing film annealed at 900 °C exhibited good sensing characteristics. Furthermore, the enzymatic EIS-based glucose biosensor allowed the potentiometric analysis of glucose with a sensitivity of 7.71 mV/mM.

**P-11-10**

**Novel Reference Electrode-Insulator-Nitride-Oxide-Semiconductor (RINOS) Structure with Sm<sub>2</sub>O<sub>3</sub> Sensing Membrane for pH-sensor Application**

H. Y. Shih, J. C. Wang, T. F. Lu, C. S. Lai, C. H. Kao and T. M. Pan, Chang Gung Univ. (Taiwan)

In this article, a novel RINOS device with ONO (oxide-nitride-oxide) structure was proposed with the Sm<sub>2</sub>O<sub>3</sub> as the sensing membrane. Through voltage stress, the great improvement on the pH-sensitivity compared with the fresh sample is obtained.

**P-11-11**

**Compact Electro-Magnetically Operated Microfluidic System for Detection of sub-200 nm Magnetic Labels for Biosensing without External Pumps**

T. Takamura<sup>1</sup>, Y. Morimoto<sup>1</sup> and A. Sandhu<sup>1,2</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>Toyohashi Univ. of Tech. (Japan)

We demonstrated a novel biosensing protocol based on non-iterating the electrostatic manipulation and magnetic capture of 2.8 micrometer diameter superparamagnetic columnar beads used as a probe by the 130-nm-diameter target beads in pumpless liquid microchannels.

**P-11-12**

**Monodisperse silver nanoparticles of controlled size for biomedical applications**

A. P. Z. Stevenson<sup>1</sup>, D. B. Bea<sup>2</sup>, S. A. Contera<sup>1</sup>, A. I. Cerbeto<sup>2</sup> and S. Trigueros<sup>1</sup>, <sup>1</sup>Univ. of Oxford and <sup>2</sup>National Center for Scientific Research (UK)

We present the characterization of monodisperse silver, silver-functionalized and silver-alloy nanoparticles of controlled size synthesized via a novel one-step optimization of the citrate-reduction method.

**P-11-13**

**Fabrication of various metallic nanogap electrodes using molecular ruler technique**

T. Nishino<sup>1,2</sup>, R. Negishi<sup>3</sup>, H. Tanaka<sup>3</sup>, T. Ogawa<sup>3</sup> and K. Ishibashi<sup>1,2</sup>, <sup>1</sup>RIKEN, <sup>2</sup>Chiba Univ. and <sup>3</sup>Osaka Univ. (Japan)

In addition to conventional nanogap electrodes, Au-Au and Pt-Pt, we demonstrated the fabrications of Al-Al, Nb-Nb, Co-Co, and asymmetric Nb-Co nanogap electrodes using molecular ruler technique the methods of which were improved. We show these methods and single electron transport properties of nanogap applying device.

**P-11-14**

**Study of electronic structure of catalyst at Triple Phase Boundary in the cathode catalyst layer of PEFCs by using computational chemistry method**

D. Kim, H. Kobayashi, R. Nagumo, R. Miura, A. Suzuki, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan)

It is necessary to design high-efficient catalyst for implementation of polymer electrolyte fuel cells expected as a sustainable energy technology. It is important to study about the Triple Phase Boundary of catalyst layer and estimate the effect of interface on catalyst properties. In this study, we constructed the TPB model and analyzed the catalyst properties by using computational chemistry method.

**Area 12: Spintronic Materials and Devices**  
(6 Papers)

**P-12-1**

**Power-Aware Bit-Serial Binary Content-Addressable Memory Using Magnetic-Tunnel-Junction-Based Fine-Grained Power-Gating Scheme**

S. Matsunaga, M. Natsui, H. Ohno and T. Hanyu, Tohoku Univ. (Japan)

Ultra-low-standby-power bit-serial binary content-addressable memory (CAM) is proposed by using a nonvolatile MTJ-based fine-grained power-gating scheme. Since a single MTJ device is used as not only a storage element, but also a logic-operation element, 1T-1R CAM cell is implemented with simplicity of bit-cell level fine-grained power gating.

**P-12-2**

**Fan-out Value in a Current-Field Driven Spin Transistor**

K. Konishi<sup>1</sup>, T. Nozaki<sup>1</sup>, H. Kubota<sup>2</sup>, A. Fukushima<sup>2</sup>, S. Yuasa<sup>2</sup>, M. Shiraishi<sup>1</sup> and Y. Suzuki<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>AIST (Japan)

We proposed novel type of spin transistor, which is driven by current induced magnetic field. We obtained fan-out of 1.2 in this device with an assisting ac magnetic field.

**P-12-3**

**Operational Conditions of Proposed Spin-Photon Memory**

V. Zayets, H. Saito, S. Yuasa and K. Ando, AIST (Japan)

High-speed non-volatile optical memory was proposed. It was proved that the recording speed of the memory can reach 2.2 TBit/sec. The low-resistivity contact between Fe nanomagnet and n-GaAs was successfully fabricated.

**P-12-4**

**HCP-disordered CoPt electrode and exchange control layer for MgO based perpendicular magnetic tunnel junctions**

W. Lim, S. C. Oh, J. H. Jeong, W. J. Kim, Y. H. Kim, H. J. Shin, J. E. Lee, S. Choi and C. Chung, Samsung Electronics Co., Ltd. (Korea)

This letter presents a study of the perpendicular magnetic tunnel junction consisting of HCP-disordered CoPt electrode and non-magnetic exchange control layer (NM ECL). The insertion of NM ECL such as Ti, Mg, Ru, or Al improved the texture of CoFeB/MgO as well as enhanced the perpendicular magnetization anisotropy of CoPt/CoFeB.

**P-12-5**

**Co Doping Enhanced Giant Magnetocaloric Effect In Mn<sub>1-x</sub>Co<sub>x</sub>As Films Epitaxially Grown On GaAs**

P. Xu, S. Nie, K. Meng, S. Wang, L. Chen and J. Zhao, State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences (China)

We found that the Co-doped MnAs films grown on GaAs exhibit enhanced magnetocaloric effect around room temperature with transition temperature tunable by varying Co content, which may be applied in construction of layered magnetic regenerator refrigerators with drastically enhanced refrigerating power.

**P-12-6**

**Magnetic properties of quaternary magnetic semiconductor (Cd,Mn,Cr)Te grown by MBE**

K. Ishikawa and S. Kuroda, Univ. of Tsukuba (Japan)

The magnetic properties of a quaternary DMS compound (Cd,Mn,Cr)Te were investigated. Thin films of Cd<sub>1-y</sub>Mn<sub>x</sub>Cr<sub>z</sub>Te with a fixed Mn content  $x \sim 0.2$  and varied Cr contents in the range of  $y = 0 \sim 0.07$  were epitaxially grown on a GaAs (001) substrate by MBE. In the magnetization measurements, a ferromagnetic behavior, such as hysteretic loops in the  $M-H$  curves, as well as superparamagnetic features such as the blocking phenomenon in the  $M-T$  curves, were observed in Cd<sub>1-y</sub>Mn<sub>x</sub>Cr<sub>z</sub>Te containing Cr contents less than 1%. The paramagnetic Curie temperature  $\Theta_p$  changes its sign from negative to positive with the incorporation of Cr. These results suggest that the interaction between Mn spins becomes ferromagnetic due to the presence of a small amount of Cr.

**Area 13: Application of Nanotubes, Nanowires, and Graphene**  
(16 Papers)

**P-13-1**

**Operation Mechanism of Single-Wall Carbon Nanotube Network FET Studied by Scanning Gate Microscopy**

N. Aoki, T. Yahagi, K. Maeda and Y. Ochiai, Chiba Univ. (Japan)

SWNT network FET has been observed by a high resolution SGM. The SGM responses are obtained only at some specific junctions of SWNTs in the channel region. Such junctions would play an important role for the FET operation.

**P-13-2**

**Simple Fabrication Technique for an Array of Field-effect Transistors Using High-quality as-grown Single-walled Carbon Nanotubes from Dip-coated Catalyst by Substrate Surface Modification**

S. Aikawa<sup>1,2</sup>, R. Xiang<sup>1</sup>, E. Einarsson<sup>1</sup>, S. Chiashi<sup>1</sup>, J. Shiomi<sup>1</sup>, E. Nishikawa<sup>2</sup> and S. Maruyama<sup>1</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>Tokyo Univ. of Sci. (Japan)

We selectively coated catalyst at the edge of pre-formed electrode by using self-assembled monolayer. An array of field-effect transistor having an as-grown single-walled carbon nanotube from dip-coated catalyst was fabricated and evaluated the properties.



## P-13-3

### Electrical Performance Improvement of Carbon Nanotube Network Transistors by Direct Microwave Treatment

J. Y. Han<sup>1</sup>, U. J. Kim<sup>2</sup> and W. Park<sup>1</sup>, <sup>1</sup>Hanyang Univ. and <sup>2</sup>Samsung Advanced. Inst. of Tech. (Korea)  
This is about the I-V improvement of carbon nanotube network transistor using microwave treatment. Through this method, we dramatically increased on-off ratio of carbon nanotube transistor.

## P-13-4

### DFT Study on the Adsorption and Dissociation of Hydrogen Peroxide on Fe-filled Single-walled Carbon Nanotubes

J. Moreno<sup>1,2</sup>, M. David<sup>2</sup>, T. Roman<sup>1</sup>, M. Sakaue<sup>1</sup> and H. Kasai<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>De La Salle Univ. (Japan)

The adsorption possibilities for hydrogen peroxide on Fe-filled single-walled carbon nanotubes were investigated through density functional theory calculations. Results indicated molecular adsorption followed by dissociative chemisorption where hydrogen peroxide dissociated into hydroxyl radicals.

## P-13-5

### Investigation of UV Polymerized Fullerene Nano Whisker by ESR and FET Characteristics

T. Doi<sup>1</sup>, K. Koyama<sup>1</sup>, N. Aoki<sup>1</sup>, J. P. Bird<sup>2</sup> and Y. Ochiai<sup>1</sup>, <sup>1</sup>Chiba Univ. and <sup>2</sup>Univ. at Buffalo (Japan)

We have studied on UV polymerized FNW-FET which remain to perform in air. The results of electron transport qualitatively correspond with ESR results which FNW polymer is closer to metallic.

## P-13-6

### Dependency of Young's modulus on diameter in Crystalline C<sub>70</sub> Nanotubes

T. Tokumine<sup>1</sup>, K. Miyazawa<sup>2</sup> and T. Kizuka<sup>1</sup>, <sup>1</sup>Univ. of Tsukuba and <sup>2</sup>National Institute for Material Science (Japan)

We performed bending tests of individual C70 NTs by in situ TEM. From the measurements of the force-flexure relationships of the C70 NTs, the Young's modulus was estimated to be 61-110 GPa.

## P-13-7

### Epitaxial Graphene Field Effect Transistors on SiC substrate with Polymer Gate Dielectric

M. H. Jung, H. Handa, R. Takahashi, H. Fukudome and M. Suemitsu, Tohoku Univ. (Japan)

We investigated the electrical characteristics of the graphene FET with a polymer gate dielectric on SiC substrate. The graphene FET shows negative Vdirac shift and a carrier mobility of 580 cm<sup>2</sup>/Vs.

## P-13-8

### Study on the graphene transfer process from graphitized SiC substrates

S. K. Lim<sup>1</sup>, C. H. Cho<sup>1</sup>, S. Y. Lee<sup>1</sup>, H. J. Hwang<sup>1</sup>, C. G. Kang<sup>1</sup>, Y. G. Lee<sup>2</sup>, J. Ahn<sup>2</sup> and B. H. Lee<sup>2</sup>, <sup>1</sup>Gwangju Inst. of Sci. and Tech. and <sup>2</sup>Hanyang Univ. (Korea)

Graphene has attracted a great deal of attention due to excellent electrical properties and unique physical characteristics. However, the physical and chemical exfoliation of graphite can produce only a tiny piece of graphene. Thus, the processes to fabricate a large area, high quality, single layer graphene have been studied intensively.

## P-13-9

### A New Design Window of Fully Depleted Si Nanowire FETs

C. Y. Chen<sup>1</sup>, J. T. Lin<sup>1</sup> and M. H. Chiang<sup>1</sup>, <sup>1</sup>National Sun Yat-Sen Univ. and <sup>2</sup>National Ilan Univ. (Taiwan)

New design window for multiple-gate MOSFETs beyond 25 nm technology node is presented. Design optimization could be achieved for the multiple-gate MOSFETs while the nanowire FETs provide a flexible design window.

## P-13-10

### Ellipsoidal Band Structure Effects on Maximum Ballistic Current in Silicon Nanowires

N. Mori<sup>1,3</sup>, H. Minari<sup>1,3</sup>, S. Uno<sup>2,3</sup> and J. Hattori<sup>2,3</sup>, <sup>1</sup>Osaka Univ., <sup>2</sup>Nagoya Univ. and <sup>3</sup>CREST-JST (Japan)

An isotropic effective-mass approximation is often used for calculating the subband levels in a silicon nanowire (SiNW) with circular cross-section. In the present study, we investigate the validity and limitation of the isotropic approximations by comparing the maximum ballistic current densities in SiNWs.

## P-13-12

### Co-existence of Random Telegraph Noise and Single-Hole-Tunneling State in Gate-All-Around PMOS Silicon Nanowire Field-Effect-Transistors

B. H. Hong<sup>1</sup>, S. J. Lee<sup>1</sup>, S. W. Hwang<sup>1</sup>, Y. Y. Lee<sup>2</sup>, D. Ahn<sup>2</sup>, K. H. Cho<sup>2</sup>, K. H. Yeo<sup>2</sup>, D. W. Kim<sup>3</sup>, G. Y. Jin<sup>3</sup> and D. Park<sup>3</sup>, <sup>1</sup>Korea Univ., <sup>2</sup>Univ. of Seoul and <sup>3</sup>Samsung Electronics Co., Ltd. (Korea)

We report the co-existence of RTN and single hole tunneling (SHT) state in a PMOS gate-all-around (GAA) silicon nanowire field effect transistors (SNWFETs). We successfully identify dual SHT states which are switching between themselves by single hole trapping of a hole trap state.

## P-13-13

### Performance Comparisons of Schottky Barrier Transistors Using Si-, Ge- and Ge-Si Core-Shell Nanowires as Channels

J. Pu, L. Sun and R. Han, Peking Univ. (China)

The characteristics of Si-, Ge- and Ge-Si core-shell nanowire Schottky barrier transistors are simulated. For core-shell devices, most holes tunnel at the source near the heterojunction and transport in the Ge core region, and the drain current is relatively insensitive to barrier heights of source/drain contact.

## P-13-14

### Monoclinic-Ga<sub>2</sub>O<sub>3</sub> nanowire-based solar-blind photodetectors

W. Y. Weng, S. J. Chang, G. J. Huang and S. P. Chang, National Cheng Kung Univ. (Taiwan)

We report the fabrication of Monoclinic Ga<sub>2</sub>O<sub>3</sub> nanowires photodetector. It was also found that the fabricated photodetector was solar-blind with sharp cutoff at 255 nm.

## P-13-15

### Enhanced Efficiency of ZnO Nanowires Based Dye-Sensitized Solar Cells with Heterosensitizer

P. H. Wang<sup>1</sup>, S. J. Wang<sup>2</sup>, K. M. Uang<sup>2</sup>, T. M. Chen<sup>2</sup>, P. R. Wang<sup>1</sup>, T. C. Wang<sup>1</sup> and R. M. Ko<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Wufeng Inst. of Tech. (Taiwan)

In this work, to increase PCE, we report a tandem structure with two different sensitizer dyes (heterosensitizer) as well as ZnO-NWs by a simple hydrothermal growth method for DSSCs.

## P-13-16

### Tip engineering of hydrothermally grown ZnO nanorods and its application in low-voltage operable field emitters

C. Y. Kuo, S. J. Wang, W. I. Hsu, F. S. Tsai, R. M. Ko and W. C. Hsu, National Cheng Kung Univ. (Taiwan)

Synthesis and tip engineering of ZnO nanorods by a two-step HTG method and its application in lateral-structured field emitters are presented. A low Eon of 3.33 V/μm and high α of 3807 have been obtained.

## P-13-17

### Synthesis of Co-Doped Fullerene Nanowhiskers and Cobalt-Encapsulated Carbon Nanocapsules

D. Matsuura<sup>1</sup>, K. Miyazawa<sup>2</sup> and T. Kizuka<sup>1</sup>, <sup>1</sup>Univ. of Tsukuba and <sup>2</sup>National Institute for Material Science (Japan)

It was found that (1) Co-doped FNWs can be synthesized by the liquid-liquid interfacial precipitation method, and (2) Co- and Co<sub>2</sub>C-encapsulated CNCs can be synthesized by heating of Co-doped FNWs in a vacuum.

## Area 14: Photovoltaics & Power Semiconductor Devices (14 Papers)

## P-14-1

### Lateral High-Voltage 4H-SiC MOSFETs

W. S. Lee<sup>1</sup>, C. W. Lin<sup>1</sup>, M. S. Yang<sup>1</sup>, C. F. Huang<sup>1</sup>, J. Gong<sup>2</sup> and Z. Feng<sup>3</sup>, <sup>1</sup>National Tsing Hua Univ., <sup>2</sup>TongHai Univ. and <sup>3</sup>University of South Carolina (Taiwan)

The characteristics of lateral high-voltage 4H-SiC MOSFETs built on the Si-face of a 4H-SiC semi-insulating substrate are reported. DIBL effect in these devices is also investigated.

## P-14-2

### First Principles Calculations on CSL Grain Boundary Impurities in Multicrystalline Silicon

A. Suvitha, N. S. Venkataramanan, R. Sahara, H. Mizuseki and Y. Kawazoe, Tohoku Univ. (Japan)

We have carried out DFT studies on the Sigma 5(210) and Sigma 9 (221) CSL GB of multicrystalline silicon. Energy calculation shows substitution site is the preferred for the transition metals in the GB region of Sigma 5 whereas, in the Sigma 9 GB plane except chromium other metal favors segregation at both the sites.

## P-14-3

### Omnidirectional antireflective Indium-Tin-Oxide Nanorods on trapezoid-cone nanostructures for crystalline silicon photovoltaics

H. C. Chen, P. C. Tseng, M. A. Tsai and H. C. Kuo, National Chiao Tung Univ. (Taiwan)

We investigated the angular antireflective properties of trapezoid-cone nanostructures (FTN) with ITO nanorods on the top. The FTN with 17 minutes ITO nanorods deposition time showed the minimal reflectivity, as low as 4%, at normal incidence.

## P-14-4

### Material Research on High Quality Passivation Layers with Controlled Fixed Charge for Crystalline Silicon Solar Cells

T. Tachibana<sup>1</sup>, T. Sameshima, Y. Iwashita<sup>1,2</sup>, Y. Kiyota, T. Chikyow<sup>2</sup>, H. Yoshida<sup>3,4</sup>, K. Arafune, S. Saoh<sup>3,4</sup> and A. Ogura<sup>1,4</sup>, <sup>1</sup>Meiji Univ., <sup>2</sup>NIMS, <sup>3</sup>Univ. of Hyogo and <sup>4</sup>CREST-JST (Japan)

In this study, we evaluated and controlled positive and negative fixed charge in the binary composition oxide thin layers fabricated by the combinatorial pulsed laser deposition

## P-14-5

### a-Si:H Solar Cell with Hexagonal Nano-Cylinder Array on Glass Substrate

W. C. Tu, Y. T. Chang, C. H. Yang, D. J. Yeh, C. I. Ho and S. C. Lee, National Taiwan Univ. (Taiwan)

A simple method of light trapping in a-Si:H solar cells was investigated. By nanosphere lithography, we patterned hexagonal nano-cylinder array on the glass substrate and reported 29% efficiency enhancement compared to the flat solar cell.

## P-14-6

### Application of sputtered ZnO<sub>1-x</sub>S<sub>x</sub> buffer layer for Cu(In, Ga)Se<sub>2</sub> solar cells

A. Okamoto, T. Minemoto and H. Takakura, Ritsumeikan Univ. (Japan)

We have applied the ZnO<sub>1-x</sub>S<sub>x</sub> by co-sputtering of ZnO and ZnS, which should have high controllability of the compositional ratios of O and S for the buffer layers of Cu(In,Ga)Se<sub>2</sub> solar cells.

## P-14-7

### Surface morphology and device performance of CuInS<sub>2</sub> solar cells prepared by single and two step evaporation methods

S. Fukumizu, T. Kondo, Y. Oda, T. Minemoto and H. Takakura, Ritsumeikan Univ. (Japan)

CuInS<sub>2</sub>(CIS) films were fabricated by two-step evaporation methods that Cu-rich Cu-In-S deposited at 50 °C in the first step and In-S deposited in the second step to control good flatness and In-rich CIS films.

## P-14-8

### Improvement of Film Quality in CIS Thin Films Fabricated by Non-vacuum, Nanoparticles-based Approach

Y. Zhang<sup>1,2</sup>, M. Ito<sup>2</sup>, A. Yamada<sup>1</sup> and M. Konagai<sup>1</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>Toppan Printing Corp., Ltd. (Japan)

A new approach to fabricate a high quality CIS thin film has been developed. The fabrication was carried out through using copper selenide (Cu-Se) nanoparticles, indium selenide (In-Se) nanoparticles, with thiourea.

## P-14-9

### Interpretation of Crossover in J-V Characteristics of Cu(In,Ga)Se<sub>2</sub> Solar Cell Using Lift-off Process

Y. Abe, T. Minemoto and H. Takakura, Ritsumeikan Univ. (Japan)

Although the photo J-V characteristics of the CIGS solar cell using a lift-off process were particular shape, this cause has not been interpreted yet. We investigated the behavior of photocurrent of the CIGS solar cells.

## P-14-10

### Simulation of temperature characteristics of InGaP/InGaAs/Ge triple-junction solar cell under concentrated light.

Y. Sakurada, Y. Ota and K. Nishioka, Univ. of Miyazaki (Japan)

Temperature characteristics of InGaP/InGaAs/Ge triple-junction solar cell under concentrated light conditions were calculated using SPICE. We can accurately estimate the temperature characteristics of triple junction solar cells under concentrated light.

## P-14-11

### Shallow Carrier Trap Levels in GaAsN Investigated by Photoluminescence

M. Inagaki<sup>1</sup>, H. Suzuki<sup>1</sup>, A. Suzuki, K. Mutaguchi, A. Fukuyama, N. Kojima<sup>1</sup>, Y. Ohshita and M. Yamaguchi, <sup>1</sup>Toyota Technological Inst. and <sup>2</sup>Univ. of Miyazaki (Japan)

The shallow carrier trap levels in GaAsN grown by chemical beam epitaxy were investigated by the temperature dependence of photoluminescence spectra. N-related trap level is ~17 meV below band edge with independently N composition.

## P-14-12

### Enhancement of the efficiency of GaAs-based solar cells by sol-gel-synthesized ZnO nanowire arrays as the antireflection layer

K. K. Su, C. Y. Cheng, J. Y. Huang and Y. W. Lee, National Cheng Kung Univ. (Taiwan)

In recent decades, global-warming issues coupled with high oil prices, and photovoltaic is one of green energies which provide electricity without any pollution. We would like to develop high-efficiency and low-cost photovoltaics.

**P-14-13**

**Fabrication of high quality TiO<sub>2</sub> thin films for high conversion efficiency dye-sensitized solar cells by multiple electrophoresis depositions**

*W. H. Chiu<sup>1</sup>, K. M. Lee<sup>2</sup> and W. F. Hsieh<sup>1,3</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Indus. Tech. Res. Inst. and <sup>3</sup>National Cheng Kung Univ. (Taiwan)*

A multiple electrophoretic deposition (EPD) for binder-free deposition has been successfully developed to improve the TiO<sub>2</sub> photoanode quality, and the device gave a high efficiency up to 6.63% under AM 1.5G one sun irradiation.

**P-14-15 (Late News)**

**Time Dependent Dielectric Breakdown and Time to Failure Analysis of 4H-SiC Power MOSFET**

*S. Bose, Univ. of Illinois at Chicago (USA)*

In this paper, a simulation study is conducted to know the time to failure for a 4H-SiC power MOSFET device using time dependent dielectric breakdown mechanism, in the room temperature operation and the acceleration factor for more than 25000 hours of operation is found to be almost two.

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-4: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p>A-4: Organic Memory and Related Materials (15:10-16:25) Chairs: K. Kato (Niigata Univ.) S. H. Su (I-Shou Univ.)</p>	<p><b>B-4: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p>B-4: Process Integration (15:10-16:20) Chairs: Y. Yugami (Renesas Electronics Corp.) S. Tsujikawa (Sony Corp.)</p>	<p><b>C-4: CMOS Devices / Device Physics (Area 3)</b></p> <p>C-4: Tr &amp; SRAM Variabilities (15:10-16:20) Chairs: T. Tanaka (Fujitsu Semiconductor Ltd.) F. L. Yang (National Nano Device Labs.)</p>	<p><b>D-4: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p>D-4: Photonic Crystal Devices (15:10-16:25) Chairs: M. Tokushima (AIST) N. Izuka (Toshiba Corp.)</p>	<p><b>E-4: Advanced Memory Technology (Area 4)</b></p> <p>E-4: Flash memory III (15:10-16:10) Chairs: Y. C. Chen (Macronix International Co., Ltd.) T. Endoh (Tohoku University)</p>	<p><b>F-4: Physics and Application of Novel Functional Devices and Materials (Area 9)</b></p> <p>F-4: Quantum Dots (15:10-16:25) Chairs: T. Fujisawa (Tokyo Tech.) A. Dzurak (Univ. of New South Wales)</p>
<p><b>15:10 A-4-1 (Invited)</b> <b>Molecular Memory Nano-interfaced with Organic Molecules</b> <i>H. Lee<sup>1</sup> and M. H. Jung<sup>2, 1</sup> SungKyunkwan Univ. and <sup>2</sup>Electronics and Telecommunications Res. Inst. (Korea)</i> For the demonstration of new concept of organic nonvolatile memory devices, herein we report an OFET memory device built on a silicon wafer and based on films of pentacene and a SiO<sub>2</sub> gate insulator that are separated by push-pull organic molecules (PPOMs) acting as a gate dielectric. We like to briefly report the design motif and synthesis of PPOMs.</p>	<p><b>15:10 B-4-1 (Invited)</b> <b>High-k/Metal Gate Technology toward 14nm generation</b> <i>M. Takayanagi, Toshiba America Electronic Components, Inc. (USA)</i> High-k/metal gate technology for current node is reviewed. In addition, remaining challenges and perspective to future node toward 14nm generation is discussed in this paper.</p>	<p><b>15:10 C-4-1</b> <b>Effective Suppression of Random-Dopant-Induced Characteristic Fluctuation Using Dual Material Gate Technique for 16 nm MOSFET Devices</b> <i>K. F. Lee, Y. Li, C. Y. Yiu and T. T. Khaing, National Chiao Tung Univ. (Taiwan)</i> Threshold voltage (V<sub>th</sub>) fluctuation has become a crucial problem for nowadays nano-CMOS devices. The random dopant fluctuation (RDF) has shown as the major source of variation. Suppression of RD-induced V<sub>th</sub> fluctuation is urgent for variability of sub-22-nm device technologies. Dual material gate (DMG) was recently proposed to improve device performance.</p>	<p><b>15:10 D-4-1 (Invited)</b> <b>Information processing and sensing with photonic crystal microcavities in SOI</b> <i>P. M. Fauchet, Univ. of Rochester (USA)</i> The optical transmission in 2-D photonic crystal microcavities made in SOI is strongly affected by a small change in the refractive index inside the defect hole. This principle has been used to develop biosensors capable of detecting tiny amounts of biological targets such as a single virus, and electro-optic (E-O) modulators that require only ~1 fJ of electrical energy to switch an optical bit.</p>	<p><b>15:10 E-4-1</b> <b>Y-disturb Study of Charge-trapping Type Non-volatile Memory Cell for 45nm Generation Node</b> <i>T. F. Ou, C. H. Cheng, W. C. Tzeng, G. D. Lee, S. H. Ku, C. H. Liu, K. W. Liu, N. K. Zous, W. J. Tsai, S. W. Huang, M. S. Chen, W. P. Lu, K. C. Chen and C. Y. Lu, Macronix Intl Co., Ltd. (Taiwan)</i> In 45nm virtual ground array, the disturbance in the width direction is mainly induced by secondary hot electrons. Fine tuning the junction implantations or increasing the program WL bias can effectively improve the disturbance.</p>	<p><b>15:10 F-4-1 (Invited)</b> <b>Spin-based Quantum Information Processing in Silicon</b> <i>A. S. Dzurak, Univ. of New South Wales (Australia)</i> We review electron spin qubits in silicon based on both dopant atoms and gate-defined quantum dots. Single-shot readout of an electron spin in Si was demonstrated using implanted P donors tunnel-coupled to a Si SET. Readout fidelity was &gt; 90% and spin lifetime T<sub>1</sub> ~ 6 s. Measurements of valley splitting and spin filling in Si MOS quantum dots will also be discussed.</p>
<p><b>15:40 A-4-2</b> <b>The dry etching process for patterning P(VDF-TeFE) thin film with various conditions</b> <i>D. Terashima, J. H. Jeong, C. Kimura and H. Aoki, Osaka Univ. (Japan)</i> We have used P(VDF-TeFE) thin film for piezoelectric micro-generator. Increasing the surface area, the film was etched by dry etching processes. In this study, we changed the dry etching conditions and observed its variation.</p>	<p><b>15:40 B-4-2</b> <b>Analytical Approach for Enhancement of nMOSFET Performance with Si:C Source/Drain Formed by Molecular Carbon Ion Implantation and Laser Annealing</b> <i>T. Yamaguchi, Y. Kawasaki, T. Yamashita, N. Miura, M. Mizuo, J. Tschimoto, K. Eikyu, K. Maekawa, M. Fujisawa and K. Asai, Renesas Electronics Corp. (Japan)</i> The channel strain induced by Si:C-S/D formed using molecular carbon ion implantation and laser annealing was successfully measured by UV Raman spectroscopy. It was also confirmed that the performance of nMOSFETs is effectively improved by strained Si:C-S/D.</p>	<p><b>15:30 C-4-2</b> <b>High Temperature Characteristic of Radom Variability of Drain Current in Scaled FETs</b> <i>T. Tsunomura<sup>1</sup>, A. Kumar<sup>2</sup>, T. Mizutani<sup>1</sup>, A. Nishida<sup>1</sup>, K. Takeuchi<sup>1</sup>, S. Inaba<sup>1</sup>, S. Kamohara<sup>1</sup>, K. Terada<sup>1</sup>, T. Hiramoto and T. Mogami<sup>1</sup>, <sup>1</sup>MIRAI-Selete, <sup>2</sup>Univ. of Tokyo and <sup>3</sup>Hiroshima City Univ. (Japan)</i> High temperature characteristic of random variability of drain current is analyzed. It is clarified that the drain current variability decreases at high temperature. This reduction is mainly due to the current onset component.</p>	<p><b>15:40 D-4-2</b> <b>Pulse selection by on-the-fly wavelength conversion in 2D photonic crystals</b> <i>T. Asano, J. Upham, Y. Tanaka and S. Noda, Kyoto Univ. (Japan)</i> We propose and demonstrate an application of ultrafast on-the-fly wavelength conversion technique developed previously. We selectively deflect an input light pulse from a photonic crystal waveguide by combining that technique and a photonic crystal nanocavity.</p>	<p><b>15:30 E-4-2</b> <b>In-Depth Study on Mechanism of the Performance Improvement by High Temperature Annealing of the Al<sub>2</sub>O<sub>3</sub> in a Charge-Trap Type Flash Memory Device</b> <i>J. K. Park<sup>1</sup>, Y. Park<sup>1</sup>, S. K. Lim<sup>2</sup>, J. S. Oh<sup>2</sup>, M. S. Joo<sup>3</sup>, K. Hong<sup>3</sup> and B. J. Cho<sup>1</sup>, <sup>1</sup>KAIST, <sup>2</sup>National Nanofab Center and <sup>3</sup>Hynix Semiconductor Inc. (Korea)</i> In TANOS device, enhanced retention property upon high temperature oxygen annealing can be contributed to not suppressing the trap-assisted tunneling current but changes of the conduction band offset of the crystallized Al<sub>2</sub>O<sub>3</sub>.</p>	<p><b>15:40 F-4-2</b> <b>Simulation study of charge modulation in coupled quantum dots in silicon</b> <i>T. Kambara<sup>1</sup>, T. Kodera<sup>1,2</sup>, G. Yamahata<sup>1</sup>, K. Uchida<sup>1</sup> and S. Oda<sup>1,2</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>Univ. of Tokyo (Japan)</i> We have investigated the number of electrons in Si DQD by simulation with various applied voltages of the top gate and side gates. With optimum gates bias, a few-electron DQD is formed.</p>
<p><b>15:55 A-4-3</b> <b>The influence of the intensity of an electric field on properties of P(VDF-TeFE) thin films during the annealing process</b> <i>J. H. Jeong, D. Terashima, C. Kimura and H. Aoki, Osaka Univ. (Japan)</i> To improve properties of P(VDF-TeFE) thin film, we have carried out the annealing process at a temperature higher than melting point with an electric field. In this study, we have studied the relationship between the film properties and the intensity of an electric field on the annealing process.</p>	<p><b>16:00 B-4-3</b> <b>Mechanism to Achieve PMOS and NMOS Band Edge Work Function using Low Temperature Tuning Process for Low Power Application</b> <i>C. S. Park<sup>1</sup>, G. Bersuker<sup>1</sup>, T. Ngai<sup>1</sup>, J. Huang<sup>1</sup>, K. H. Lin<sup>2</sup>, J. Barnett<sup>1</sup>, J. Price<sup>1</sup>, K. Rader<sup>1</sup>, P. Lysaght<sup>1</sup>, B. Taylor<sup>1</sup>, P. D. Kirsch<sup>1</sup> and R. Jammy<sup>1</sup>, <sup>1</sup>SEMAT-ECH and <sup>2</sup>UMC (USA)</i> Band edge work function metal gates for N- and P-MOSFETs, respectively, were achieved at low EOT with excellent gate leakage through the low temperature process flow using WF tuning techniques.</p>	<p><b>15:50 C-4-3</b> <b>Device Engineering to Improve SRAM Static Noise Margin</b> <i>J. Luo<sup>1</sup>, L. Wei<sup>1</sup>, F. Boeuf<sup>2</sup>, D. Antoniadis<sup>1</sup>, T. Skotnicki<sup>1</sup> and H. S. P. Wong<sup>1</sup>, <sup>1</sup>Stanford Univ., <sup>2</sup>STMicroelectronics and <sup>3</sup>MIT (USA)</i> We examine the impact of device I-V characteristics on SRAM SNM by analyzing the switching trajectories. 12% improvement in both read and write SNM are achieved by decreasing the transistor DIBL from 150mV/V to 50mV/V.</p>	<p><b>15:55 D-4-3</b> <b>Demonstration of a Silicon photonic Crystal Slab LED with Efficient Electroluminescence</b> <i>S. Nakayama, S. Iwamoto, S. Ishida and Y. Arakawa, Univ. of Tokyo (Japan)</i> We report the first demonstration of silicon photonic crystal (PhC) LEDs. Lateral p-i-n diodes with PhC structures were fabricated and efficient electroluminescence was observed from this structure compared to that without PhC patterns.</p>	<p><b>15:50 E-4-3</b> <b>POST-BREAKDOWN RECOVERABLE METAL NANOCRYSTAL-BASED AL<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> GATE STACK FOR NON-VOLATILE MEMORY</b> <i>Y. N. Chen<sup>1,2</sup>, K. L. Pey<sup>1</sup>, K. E. J. Goh<sup>1</sup>, Z. Z. Lwin<sup>1</sup>, P. K. Singh<sup>3</sup>, S. Mahapatra<sup>3</sup>, Q. X. Wang<sup>1</sup> and J. Zhu<sup>1</sup>, <sup>1</sup>Nanyang Tech. Univ., <sup>2</sup>Inst. of Material Res. and Eng., A*STAR, <sup>3</sup>Indian Inst. of Tech. and <sup>4</sup>GlobalFoundries Singapore Pte. Ltd (Singapore)</i> Recovery of electrical performance in post-breakdown Ru metal nanocrystal-based high-k/SiO<sub>2</sub> non-volatile memory gate stack is realized with electrical methods. A physical model based on oxygen vacancy annihilation is proposed for the recovery mechanism.</p>	<p><b>15:55 F-4-3</b> <b>Preparation of SOI-based Double Quantum Dots Structure Defined by Geometry and Electrostatically</b> <i>M. A. Sulthoni, T. Kodera, K. Uchida and S. Oda, Tokyo Tech (Japan)</i> We studied two aspects of the fabrication of silicon DQD structure. 3D numerical simulation is used to find optimum structure of such device, and fabrication using electron beam lithography is optimized experimentally.</p>
<p><b>16:10 A-4-4</b> <b>Carrier Transport in Electrical Bistable Device based on Hyperbranched Polymer and Gold Nanoparticle Composite Thin Films</b> <i>H. Ichikawa<sup>1</sup>, K. Yasui<sup>2</sup>, M. Ozawa<sup>2</sup>, K. Odoi<sup>2</sup> and K. Fujita<sup>1</sup>, <sup>1</sup>Kyushu Univ. and <sup>2</sup>Nissan Chemical Indus. Ltd. (Japan)</i> Organic electrical bistable devices utilizing hyperbranched polymer and metal nanoparticle composite has been investigated. It is suggested that the conductivity of this device depends on tunnel current, according to the temperature dependency.</p>		<p><b>16:10 C-4-4 (Late News)</b> <b>Qualitative Differences Between Conduction Band Edge Excitonic States and Electron Tapping in (i) SiO<sub>2</sub> and (ii) Si<sub>3</sub>N<sub>4</sub> and Si Oxynitride Alloy Films</b> <i>G. Lucovsky, NC State Univ (USA)</i> Many electron wavefunctions and X-ray absorption spectroscopy are combined to provide significant information about band edge, and O and N vacancy defects.</p>	<p><b>16:10 D-4-4</b> <b>Optimized Micro-Cavity and Photonic Crystal in GaN-based Thin-Film Light-Emitting Diodes for Highly Directional Beam Profiles</b> <i>C. F. Lai, C. H. Chao and W. Y. Yeh, Indus. Tech. Res. Inst. (Taiwan)</i> Highly directional far-fields of GaN PhC ultra-thin film LED (uTFLED) have been demonstrated. Output power enhancement of ~3.78x compared to non-PhC uTFLED and highly directional far-field with half intensity angle of ±17° have been achieved.</p>	<p><b>16:10 E-4-3</b> <b>Recovery of electrical performance in post-breakdown Ru metal nanocrystal-based high-k/SiO<sub>2</sub> non-volatile memory gate stack is realized with electrical methods. A physical model based on oxygen vacancy annihilation is proposed for the recovery mechanism.</b></p>	<p><b>16:10 F-4-4</b> <b>Single Electron Transistors (SETs) for Reducing Source/Drain Resistance and MOS Current</b> <i>J. E. LEE, W. B. Shim, J. G. Yun, K. C. Kang, J. H. Lee, H. Shin and B. G. Park, Seoul National Univ. (Korea)</i> Since a Metal-Oxide-Semiconductor (MOS) was developed, the scaling down of devices has been the most effective method for the improvement of device performance. However, as the scaling down of devices reaches sub-micron region, it reveals problems such as the short channel effect and power consumption.</p>



4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-4: Advanced Circuits and Systems (Area 5)</b>                      G-4: Advanced Analog Circuits (15:10-16:25)                      Chairs: T. Hirose (Kobe Univ.)                      T. Koide (Hiroshima Univ.)</p>	<p><b>H-4: Advanced Interconnect /3-D Integration Science (Area 2)</b>                      H-4: Carbon Interconnect (15:10-16:20)                      Chairs: M. Nihei (AIST)                      M. Matsuura (Renesas Electronics Corp.)</p>	<p><b>I-4: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b>                      I-4: Silicon Carbide devices (15:10-16:25)                      Chairs: R. Hattori (Mitsubishi Electric Corp.)                      T. Hashizume (Hokkaido Univ.)</p>	<p><b>J-4: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b>                      J-4: Graphene's Electrical Properties (15:10-16:25)                      Chairs: K. Maehashi (Osaka Univ.)                      K. Nishiguchi (NTT Basic Res. Labs.)</p>	<p><b>K-4: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b>                      K-4: Next Generation Solar Cells (15:10-16:25)                      Chairs: C. A. Kaufmann (Helmhe. Its Zentrum Berlin)                      K. Nishioka (Univ. of Miyazaki)</p>	
<p><b>15:10 G-4-1</b>  <b>A Gate-drain Coupling Distributed Amplifier in 90-nm CMOS Technology</b>                      C. Y. Hsiao, W. B. W. Y. Wang, T. Y. Su, Y. C. Wu and S. S. H. Hsu, National Tsing Hua Univ. (Taiwan)                      This paper proposed a distributed amplifier in 90-nm CMOS technology, using the gate-drain transformer coupling and pattern ground folded layout method to achieve high gain-bandwidth of 137.2 GHz and minimized chip size of 0.97x0.42 mm2.</p>	<p><b>15:10 H-4-1 (Invited)</b>  <b>Thermal Transport in Graphene and Few-Layer Graphene: Applications in Thermal Management and Interconnects</b>                      A. A. Balandin, Univ. of California, Riverside (USA)                      In this talk I will review the results of our experimental and theoretical investigation of thermal conduction in graphene and few-layer graphene. Graphene applications in interconnects, thermal management and 3D electronics will be discussed.</p>	<p><b>15:10 I-4-1 (Invited)</b>  <b>SiC Power devices-Recent Progress and upcoming challenges</b>                      P. Friedrichs, SiCED Electronics Development GmbH &amp; Co.KG (Germany)                      The contribution will comment on the role of SiC power semiconductor devices in industrial electronics with a focus on high power densities and efficiency. Device concepts with their pro's and cons will be discussed. After an outlook into the future of high voltage components a discussion about short time applications for SiC devices will be given.</p>	<p><b>15:10 J-4-1 (Invited)</b>  <b>DOS Bottleneck for Contact Resistance in Graphene FETs</b>                      K Nagashio, T. Nishimura, K. Kita and A. Toriumi, Univ. of Tokyo (Japan)                      The contact resistance between graphene and metal is crucially important for achieving potentially high performance of graphene from both physics and practical viewpoints. This paper discusses the metal/graphene contact properties by separating from the intrinsic conduction of graphene.</p>	<p><b>15:10 K-4-1</b>  <b>Optical and Photoelectrical Characterizations of Wide-gap Nanocrystalline Silicon Layers</b>                      R. Mentek, B. Gelloz, M. Kawabata and N. Koshida, Tokyo Univ. of Agri. And Tech. (Japan)                      Nanocrystalline silicon fabricated by electrochemical etching is under investigation as a new material for wide-gap solar cells. Interesting properties such as band-gap widening and photo-conduction will be presented during this conference.</p>	
<p><b>15:30 G-4-2</b>  <b>A 60dB SFDR Low-Noise Amplifier with Variable Bandwidth for Neural Recoding Systems</b>                      K. Sueishi<sup>1</sup>, T. Yoshida<sup>1</sup>, A. Iwata<sup>2</sup>, K. Matsushita<sup>3</sup>, M. Hirata<sup>4</sup> and T. Suzuki<sup>1</sup>, <sup>1</sup>Hiroshima Univ., <sup>2</sup>AR-Tech Corp., <sup>3</sup>Osaka Univ. and <sup>4</sup>Univ. of Tokyo (Japan)                      Recently, a brain machine interface (BMI) /brain computer interface (BCI) has been researched in order to restore communication function for the severely disabled people due to amyotrophic lateral sclerosis, spinal injury, brain stroke etc. Especially, Electrocorticograms (EcoG) is attracting attention as a key signal to realize these systems.</p>	<p><b>15:40 H-4-2</b>  <b>Plasma Discharge Condition Dependence of the Crystallographic Quality of Networked Nanographite Grown by the Photoemission-Assisted Plasma-Enhanced CVD</b>                      S. Ogawa<sup>1,2</sup>, T. Kaga<sup>1</sup>, Y. Ohtomo<sup>1</sup>, M. Sato<sup>2,3</sup>, M. Nihei<sup>2,3</sup> and Y. Takakawa, <sup>1</sup>Tohoku Univ., <sup>2</sup>CREST-JST and <sup>3</sup>Fujitsu Ltd. (Japan)                      In the photoemission-assisted plasma CVD, the crystallographic quality of networked graphite is improved with decreasing the plasma voltage. The considerable reasons are the decrease of growth rate, and the decrease of ion collision to the substrate.</p>	<p><b>15:40 I-4-2</b>  <b>Recombination Model at Perimeter of Stacking Faults in 4H-SiC pin Diode with Forward Voltage Drift</b>                      K. Nakayama<sup>1,3</sup>, Y. Sugawara<sup>1</sup>, H. Tsuchida<sup>2</sup>, C. Kimura<sup>3</sup> and H. Aoki<sup>3</sup>, <sup>1</sup>The Kansai Electric Power Co., Inc., <sup>2</sup>Central Research Inst. Of Electric Power Industry and <sup>3</sup>Osaka Univ. (Japan)                      The relation between the forward and the reverse recovery characteristics of the pin diode with the forward voltage drift was investigated. The recombination model at perimeter of the stacking faults was proposed and it was revealed that the hole lifetime of pin diode shortened by the recombination at perimeter of the stacking faults.</p>	<p><b>15:40 J-4-2</b>  <b>Graphene layers dependent vibrational property of metal-graphene heterostructures</b>                      S. Entani<sup>1</sup>, S. Sakai<sup>1</sup>, Y. Matsumoto<sup>1</sup>, H. Naramoto<sup>1</sup>, T. Hao<sup>1</sup>, K. Takanashi<sup>1,2</sup> and Y. Maeda<sup>1,3</sup>, <sup>1</sup>JAEA, <sup>2</sup>Tohoku Univ. and <sup>3</sup>Kyoto Univ. (Japan)                      Influence of the formation of graphene with various metals on its vibrational properties was studied by micro-Raman spectroscopy. It was revealed that the interface interactions are dramatically different between single layer and multilayer graphenes, which will provide a clue to comprehensive understanding of graphene-based devices.</p>	<p><b>15:25 K-4-2</b>  <b>Carrier Transfer Simulation on Si/SiC interface in Quantum Dot Solar Cells</b>                      S. Hirose, I. Yamashita, R. Nagumo, R. Miura, A. Suzuki, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan)                      In this study, we analyzed the carrier transfer on Si-QD/SiC interface by using the quantum chemical calculation and carrier transfer simulation to analyze the influence of interface defect on conversion efficiency.</p>	
<p><b>15:50 G-4-3</b>  <b>Temperature Compensated Nano-Ampere CMOS Current Reference Circuit Using Small Offset Voltage</b>                      Y. Osaki, T. Hirose, N. Kuroki and M. Numa, Kobe Univ. (Japan)                      We developed a low-power current reference circuit with little temperature dependence for micro-power LSIs in a 0.35-<math>\mu</math>m standard CMOS process.</p>	<p><b>16:00 H-4-3</b>  <b>Carbon Nanotube Growth for Vias and Interconnects</b>                      J. Robertson<sup>1</sup>, C. S. Esconjauregui<sup>1</sup>, B. C. Bayer<sup>1</sup>, F. Yan<sup>1</sup>, G. Zhong<sup>1</sup>, J. Dijon<sup>2</sup> and H. Okuna<sup>2</sup>, <sup>1</sup>Cambridge Univ. and <sup>2</sup>CEA (UK)                      We achieve nanotube growth densities of 2E12 to 5E12 cm-2 by particular catalyst pre-treatments, for use in Vias and interconnects, the highest achieved to date.</p>	<p><b>15:55 I-4-3</b>  <b>Influence of inserting AlN between AlSiON and 4H-SiC interface for the MIS structure on SiC</b>                      N. Komatsu, T. Satoh, M. Honjo, T. Futatuki, C. Kimura and H. Aoki, Osaka Univ. (Japan)                      An interfacial roughness is suppressed by deposition of AlN on SiC. It is half of interfacial roughness between SiC and thermal oxide. Electrical property is developed by the crystallization of AlN.</p>	<p><b>15:55 J-4-3</b>  <b>Observation of bandgap in epitaxial bilayer graphene field effect transistors</b>                      S. Tanabe, Y. Sekine, H. Kageshima, M. Nagase and H. Hibino, NTT Corp. (Japan)                      Epitaxial bilayer graphene was grown on SiC. Electronic properties of the graphene were studied in a field effect transistor configuration. As a result, bandgap was observed in the transistor.</p>	<p><b>15:40 K-4-3</b>  <b>Development of Multi-Scale Simulation Method for Dye-Sensitized Solar Cells Including Effect of Photoelectrode Material Interface</b>                      M. Onodera, R. Nagumo, R. Miura, A. Suzuki, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan)                      Dye-Sensitized Solar Cells (DSSCs) are regarded as next-generation solar cells. We have developed a multi-scale DSSC simulator. We developed the calculation part for the effect of the photoelectrode material interface and improved our DSSC simulator.</p>	
<p><b>16:10 G-4-4 (Late News)</b>  <b>Low-voltage Power Supply Regulator for Sub-threshold-operated CMOS Digital LSIs</b>                      K. Ueno, H. Shimada, T. Asai and Y. Amemiya, Hokkaido Univ. (Japan)                      Our regulator accepted a battery voltage (1-3.3V) and produced a minimum supply voltage (0.5-1.2V) for operating subthreshold logic circuits at a speed determined by a CR reference, regardless of PVT variations.</p>		<p><b>16:10 I-4-4 (Late News)</b>  <b>Behavior of in-grown Stacking Faults in 4H-SiC Epitaxial Layer Through Annealing Process</b>                      R. Hattori, K. Hamano, J. Moritani, K. Sato and T. Oomori, Mitsubishi Electric Corp. (Japan)                      We investigated the behavior of SFs in 4Hn-SiC epi-taxial layer during annealing process with PL topographic imaging inspection. As a conclusion, Single Shockley SFs could be completely recovered by the activation annealing process and other SFs still remain after the process.</p>	<p><b>16:10 J-4-4</b>  <b>Bridging Growth and Electrical Properties of Single Carbon Nanowall</b>                      T. Kanda<sup>1</sup>, H. Mikuni<sup>1</sup>, K. Yamakawa<sup>2</sup>, H. Kondo<sup>1</sup>, M. Hiramatsu<sup>1</sup>, M. Sekine<sup>1</sup> and M. Hori<sup>1</sup>, <sup>1</sup>Nagoya Univ., <sup>2</sup>Katagiri Engineering Co., Ltd. and <sup>3</sup>Meijo Univ. (Japan)                      Carbon nanowalls are two-dimensional carbon nanomaterials consisting of stacked graphene sheets. In this study, we fabricated a single bridging carbon nanowall and measured the electrical property.</p>	<p><b>15:55 K-4-4 (Late News)</b>  <b>Crystalline Silicon Solar Cells Used with Al and Au Metals</b>                      T. Sameshima, K. Kogure and M. Hasumi, Tokyo Univ. of Agri. And Tech. (Japan)                      We propose a simple crystalline silicon solar cell using Al and Au metals to cause an internal built-in potential in silicon because of their difference of the work functions. No PN junction is necessary. We also used 1.5 nm SiO2 layer for surface passivation. Solar cell characteristics were experimentally demonstrated well.</p>	

## Thursday, September 23

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
A-4: Organic Materials Science, Device Physics, and Applications (Area 10)	B-4: Advanced Si Processing & Materials Science (Area 1)	C-4: CMOS Devices / Device Physics (Area 3)	D-4: Photonic Devices and Optoelectronic Integration (Area 7)	E-4: Advanced Memory Technology (Area 4)	F-5: Physics and Application of Novel Functional Devices and Materials (Area 9)

### Coffee Break (2F FORUM)

<p><b>A-5: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p>A-5: Organic Electronics and Device Physics (16:50-18:05) Chairs: K. Fujita (Kyushu Univ.) H. Usui (Tokyo Univ. of Agri. &amp; Tech.)</p> <p><b>16:50 A-5-1</b> <b>Surface Manipulation of Precursor Carbazole Dendron Polymer Thin Films by Conducting-AFM Nanolithography</b> A. Baba<sup>1</sup>, R. Oyanagi<sup>1</sup>, T. Mashima<sup>1</sup>, Y. Ohdaira<sup>1</sup>, K. Shinbo<sup>1</sup>, K. Kato<sup>1</sup>, F. Kaneko<sup>1</sup>, G. Jiang<sup>2</sup> and R. Advincula<sup>2</sup>, <sup>1</sup>Niigata Univ. and <sup>2</sup>Univ. of Houston (Japan) In this study, conducting AFM nanolithography was used to manipulate the surface morphology of carbazole precursor dendron polymer thin films. Bias voltages were locally applied to the sample by using conducting AFM. We have successfully obtained the locally cross-linked conjugated polymer due to the polymerization (Cross-linking) and the doping of the polycarbazole.</p> <p><b>17:05 A-5-2</b> <b>Computational Study of Electronic States around Defects in Organic Semiconductors</b> T. Shimada<sup>1</sup>, M. Ohtomo<sup>2</sup>, T. Yanase<sup>2</sup> and T. Hasegawa<sup>2</sup>, <sup>1</sup>Hokkaido Univ. and <sup>2</sup>Tokyo Univ. (Japan) We evaluated the electronic states around defects in organic semiconductor crystals. It was found that the thermal fluctuation conceals shallow trap levels originating from defects at high temperature but the trap levels suddenly become active at lower temperatures.</p> <p><b>17:20 A-5-3</b> <b>Preparation of a Hybrid Sensor of Surface Plasmon Resonance and Quartz Crystal Microbalance by Using Imprinted Grating Structure</b> K. Shinbo, K. Kuroki, Y. Tesuma, Y. Ohdaira, A. Baba, K. Kato and F. Kaneko, Niigata Univ. (Japan) A hybrid sensor of QCM and SPR methods was prepared and its fundamental property was investigated. Grating structure of CD-R was imprinted on the QCM electrode, and the QCM and SPR property were observed simultaneously.</p>	<p><b>B-5: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p>B-5: Advanced Gate Dielectrics (16:50-18:10) Chairs: S. Miyazaki (Nagoya Univ.) K. Shiraishi (Univ. of Tsukuba)</p> <p><b>16:50 B-5-1</b> <b>Asymmetric Gate-oxide Thickness Four-terminal FinFETs Fabricated using Low-Temperature and Atomically Flat interface Neutral-Beam Oxidation Process</b> A. Wada<sup>1</sup>, K. Endo<sup>2</sup>, M. Masahara<sup>2</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>AIST (Japan) Flexibly Vth-controllable symmetric and asymmetric Tox 4T-FinFETs with low-temperature neutral beam oxidation process have been successfully fabricated. These results demonstrate the great potential of NBO process for fabricating three dimensional 4T-FinFETs.</p> <p><b>17:10 B-5-2</b> <b>Mobility Degradation and Interface Dipole Formation in Direct-Contact HfO<sub>2</sub>/Si MOSFETs</b> N. Miyata, H. Ishii, T. Itatani and T. Yasuda, AIST (Japan) The effects of dipoles induced at direct-contact HfO<sub>2</sub>/Si interfaces on MOSFET characteristics was systematically investigated. Mobility degradation was observed in the direct-contact devices, which was attributed to high-k remote scattering rather than the dipole scattering.</p> <p><b>17:30 B-5-3</b> <b>Robust Ultra-violet (UV) Analysis Technique for Band Diagram Extraction of Al/HfGdO/SiO<sub>2</sub>/p-Si Structure with Different Hf/Gd Dual-sputtered Ratio</b> P. C. Chou<sup>1</sup>, J. C. Wang<sup>1</sup>, C. S. Lai<sup>1</sup>, J. Y. Lin<sup>1</sup>, W. C. Chang<sup>1</sup>, K. T. Chen<sup>1</sup>, Y. C. Chung<sup>1</sup>, Y. H. Lin<sup>1</sup>, I. T. Wang<sup>2</sup>, C. I. Wu<sup>2</sup> and P. S. Wang<sup>2</sup>, <sup>1</sup>Chang Gung Univ. and <sup>2</sup>National Taiwan Univ. (Taiwan) In this paper, we for the first time extract the energy band structure of HfGdO gate dielectric layer by using U-V analysis techniques. We successfully obtain the parameters such as energy band gap, valence band, electron affinity, Schottky barrier height, and electron effective mass of the HfGdO films.</p>	<p><b>C-5: CMOS Devices / Device Physics (Area 3)</b></p> <p>C-5: Si Nanowire Technology (16:50-18:10) Chairs: N. Mori (Osaka Univ.) F. L. Yang (National Nano Device Labs.)</p> <p><b>16:50 C-5-1</b> <b>Fully Quantum Study of Silicon Devices with Scattering Based on Wigner Monte Carlo Approach</b> S. Koba, R. Aoyagi and H. Tsuchiya, Kobe Univ. (Japan) In this study, we have developed a fully quantum Monte Carlo simulator based on the Wigner transport formalism, and discussed quantum and dissipative transport in Si nanoscale devices.</p> <p><b>17:10 C-5-2</b> <b>Ultra-Thin (4nm) Gate-All-Around CMOS devices with High-k/Metal for Low Power Multimedia Applications</b> J. L. Huguenin<sup>1,2</sup>, S. Monfray<sup>1</sup>, G. Bidal<sup>1</sup>, S. Denormie<sup>1</sup>, P. Perreau<sup>3,4</sup>, N. Loubet<sup>1</sup>, Y. Campidelli<sup>1</sup>, M. P. Samson<sup>3,4</sup>, C. Arvet<sup>3,4</sup>, K. Benoitmane<sup>1</sup>, F. Leverd<sup>1</sup>, P. Gouraud<sup>1</sup>, B. Le-Gratier<sup>1</sup>, C. De-Buter<sup>3,4</sup>, L. Pinzelli<sup>1</sup>, R. Beneyton<sup>1</sup>, S. Barnola<sup>2</sup>, T. Morel<sup>1</sup>, A. Halimaoui<sup>1</sup>, F. Boeuf<sup>1</sup>, G. Ghibauda<sup>1</sup> and T. Skotnicki<sup>1</sup>, <sup>1</sup>STMicroelectronics, <sup>2</sup>IMEP and <sup>3</sup>CEA-LETI (France) We present the successful integration of high-k/metal self-aligned planar Gate-All-Around with channel thickness down to 4nm. Our devices present state-of-the-art performances and excellent sub-threshold characteristics thanks to its surrounding gate.</p> <p><b>17:30 C-5-3</b> <b>Heavily-Doped Poly-Si Gate and Epi-First Source/Drain Extension Technique in Strained Si Nanowire MOSFETs with Reduced Parasitic Resistance</b> Y. Nakabayashi<sup>1</sup>, M. Saitoh<sup>1</sup>, T. Ishihara<sup>1</sup>, T. Numata<sup>1</sup>, K. Uchida<sup>1</sup> and J. Koga<sup>1</sup>, <sup>1</sup>Toshiba Corp. and <sup>2</sup>Tokyo Inst. of Tech. (Japan) Parasitic resistance reduction and current drive enhancement were achieved in nanowire field-effect transistors with Epi-first process and compressive stress induced by heavily-doped poly-Si gate. 20% current drive enhancement was obtained compared to conventional process. Heavily-doped poly-Si gate process is additive to the tensile stress liner.</p>	<p><b>D-5: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p>D-5: Quantum Dot (16:50-18:05) Chairs: S. Saito (Hitachi, Ltd.) Y. Ishikawa (Univ. of Tokyo)</p> <p><b>16:50 D-5-1</b> <b>Light emission from a strongly coupled single quantum dot-photonic crystal nanobeam cavity system</b> R. Ohta, Y. Ota, M. Nomura, N. Kumagai, S. Ishida, S. Iwamoto and Y. Arakawa, Univ. of Tokyo (Japan) InGaAs single quantum dot-photonic crystal nanobeam cavity coupled system is fabricated and clear cavity QED effect is observed for the first time. PL spectra measured at various detunings show the strong coupling signature at 4K.</p> <p><b>17:05 D-5-2</b> <b>Excited State Bilayer Quantum Dot Lasers at 1.3µm</b> M. A. Majid<sup>1</sup>, D. T. D. Childs, H. Shahid, K. Kennedy, R. Airey, R. A. Hogg, E. Clarke<sup>2</sup>, P. Spencer and R. Murray, <sup>1</sup>Univ. of Sheffield and <sup>2</sup>Imperial College (UK) We report the realization of excited state bilayer QD lasers in the 1.31µm region, offering the opportunity for ultra-high modulation bandwidths. The extension of QD ground-state operating wavelengths to 1.45µm, spans the O and E-band.</p> <p><b>17:20 D-5-3</b> <b>A tunnel injection structure for speeding up carrier dynamics in InAs/GaAs quantum dots using a GaNAs quantum-well injector</b> C. Y. Jin<sup>1</sup>, S. Ohta, M. Hopkinson<sup>2</sup>, O. Kojima<sup>1</sup>, T. Kita and O. Wada<sup>1</sup>, <sup>1</sup>Kobe Univ. and <sup>2</sup>Univ. of Sheffield (Japan) A tunnel injection structure has been employed to speeding up carrier dynamics in InAs/GaAs quantum-dots (QD) with a GaAsN quantum well (QW) as a carrier injector. The carrier capture time from the GaAsN QW to QD ground states has been evaluated by time-resolved photoluminescence.</p>	<p><b>E-5: Advanced Memory Technology (Area 4)</b></p> <p>E-5: Flash memory IV (16:50-17:30) Chairs: E. Yang (eMemory Technology Inc.) Y. Sasago (Hitachi, Ltd.)</p> <p><b>16:50 E-5-1</b> <b>Investigation of Threshold Voltage Disturbance Caused by Programmed Adjacent Cell in Virtual Source/Drain NAND Flash Memory Device</b> W. Kim, D. W. Kwon, J. H. Ji, J. H. Lee and B. G. Park, Seoul National Univ. (Korea) In this paper, we investigate and minimize the threshold voltage disturbance caused by programmed adjacent cell in VSD NAND flash memory device, through the device simulation and measurement data of fabricated arch-shape devices.</p> <p><b>17:10 E-5-2</b> <b>Band Energy Engineered Metal Nanodots Nonvolatile Memory to Achieve Long Retention Characteristics</b> T. Hiraki, Y. Pei, T. Kojima, J. C. Bea, H. Kino, M. Koyanagi and T. Tanaka, Tohoku Univ. (Japan) We investigated band energy engineering of metal nanodots memories. We achieved long retention characteristics with tungsten/cobalt double stacked nanodots memory. This result was based on the difference of work-function between tungsten and cobalt.</p>	<p><b>F-5: Physics and Application of Novel Functional Devices and Materials (Area 9)</b></p> <p>F-5: New Functional MOS Structures (16:50-18:05) Chairs: Y. Takahashi (Hokkaido Univ.) Y. Uraoka (NAIST)</p> <p><b>16:50 F-5-1</b> <b>Three Dimensional Floating Gate Memory with Multi-layered Nanodot Array Formed by Bio-LBL</b> K. Ohara<sup>1</sup>, B. Zheng<sup>1,2</sup>, M. Uenuma<sup>1,2</sup>, I. Yamashita<sup>1,2</sup> and Y. Uraoka<sup>1,2</sup>, <sup>1</sup>NAIST and <sup>2</sup>CREST-JST (Japan) I proposed the nanodot-type floating gate memories with multi-layered nanodot layers. Multi-layered nanodot arrays were achieved by Bio-Layer-By-Layer (Bio-LBL) method. Enlargement of memory window of memory was observed by stacking nanodot arrays.</p> <p><b>17:05 F-5-2</b> <b>Switching voltage reduction of resistance switching memory using Si/CaF<sub>2</sub>/CdF<sub>2</sub> quantum-well structures</b> M. Watanabe, Y. Nakashouji and K. Tsuchiya, Tokyo Tech (Japan) Novel resistance switching diode using Si/CaF<sub>2</sub>/CdF<sub>2</sub>/CaF<sub>2</sub>/Si double heterostructure tunneling barriers and one quantum-well structure. Resistance switching voltage has been successfully reduced around 1V using doping control of a Si barrier layer, where 2.5 - 4V was required when using non-doped Si barrier layer.</p> <p><b>17:20 F-5-3</b> <b>Time dependent analysis of the applied voltage operation for ensuring 10-year lifetime with SiN MOSFET noise source device</b> M. Matsumoto, T. Tanamoto, S. Yasuda, R. Ohba and S. Fujita, Toshiba Corp. (Japan) We have theoretically evaluated long-term change in device characteristics of SiN MOSFET from device measurement data on short-term change. It has been found that, to improve the endurance, it is necessary to preclude electron trapping at deep levels by shortening.</p>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

## Thursday, September 23

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<b>G-4: Advanced Circuits and Systems (Area 5)</b>	<b>H-4: Advanced Interconnect /3-D Integration Science (Area 2)</b>	<b>I-4: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b>	<b>J-4: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b>	<b>K-4: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b>	
				<b>16:10 K-4-5 (Late News)</b> <b>Enhancement of the efficiency of GaAs-based solar cells by sol-gel-synthesized ZnO nanowire arrays as the antireflection layer</b> <i>Y. K. Su, C. Y. Cheng, J. Y. Huang and Y. W. Lee, National Cheng Kung Univ. (Taiwan)</i> In recent decades, global-warming issues coupled with high oil prices, and photovoltaic is one of green energies which provide electricity without any pollution. We would like to develop high-efficiency and low-cost photovoltaics.	
<b>Coffee Break (2F FORUM)</b>					
<b>G-5: Advanced Circuits and Systems &amp; Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 5)</b>	<b>H-5: Advanced Interconnect /3-D Integration Science (Area 2)</b>	<b>I-5: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b>	<b>J-5: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b>	<b>K-5: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b>	
G-5: Integrated MEMS/Bio Sensors (16:50-18:05) Chairs: H. Toshiyoshi (Univ. of Tokyo) K. Sawada (Toyohashi Univ. of Tech.)	H-5: Cu/Low-k Integration (16:50-18:00) Chairs: S. Matsumoto (Panasonic Corp.) T. Hasegawa (Sony Corp.)	I-5: Oxide devices (16:50-17:50) Chairs: S. Sasa (Osaka Inst. of Tech.) T. Hashizume (Hokkaido Univ.)	J-5: Graphene Devices (16:50-18:05) Chairs: K. Ishibashi (RIKEN) S. Sato (AIST)	K-5: Compound Semiconductor Solar Cells (16:50-18:05) Chairs: A. Yamada (Tokyo Tech) T. Minemoto (Ritsumeikan Univ.)	
<b>16:50 G-5-1 (Invited)</b> <b>Integrated CMOS-MEMS Technology and its Application.</b> <i>K. Machida and H. Morimura, <sup>1</sup>NTT AT and <sup>2</sup>NTT Microsystem Integration Laboratories (Japan)</i> The paper describes the integrated CMOS-MEMS technology and its applications. We discuss the features of the technology. MEMS fingerprint sensor and Low-voltage RF CMOS-MEMS switch are demonstrated as the applications.	<b>16:50 H-5-1 (Invited)</b> <b>Advanced organic polymers for the Aggressive Scaling of low-k materials</b> <i>M. Pantouvaki<sup>1</sup>, L. Zhao<sup>2</sup>, C. Huffman<sup>1</sup>, N. Heylen<sup>1</sup>, Y. Ono<sup>3</sup>, M. Nakajima<sup>4</sup>, K. Nakatani<sup>5</sup> and G. P. Beyer<sup>1</sup>, <sup>1</sup>IMEC, <sup>2</sup>Intel Corp. and <sup>3</sup>Sumitomo Bikelite Co., Ltd. (Belgium)</i> In this paper the scalability of an organic polymer of k-value of 2.2 is studied in single damascene structures with dielectric spacings ranging from 75 to 30 nm, both with and without Cu diffusion barriers.	<b>16:50 I-5-1</b> <b>High-Mobility a-IGZO Thin-Film Transistor Using Ta<sub>2</sub>O<sub>5</sub> Gate Dielectric</b> <i>C. J. Chiu, S. P. Chang, C. Y. Lu and S. J. Chang, National Cheng Kung Univ. (Taiwan)</i> In this paper, we have reported the high performance of an amorphous indium gallium zinc oxide (a-IGZO) thin-film transistor with a high-k dielectric layer on a glass substrate.	<b>16:50 J-5-1</b> <b>Label-Free Immunosensors Based on Aptamer-Modified Graphene Field-Effect Transistors</b> <i>Y. Ohno, K. Maehashi and K. Matsumoto, Osaka Univ. (Japan)</i> Aptamer-modified G-FETs were successfully fabricated for label-free immunosensors. IgE aptamers can be immobilized on the graphene surface using linker, which was confirmed by AFM and electrical characteristics. The aptamer-modified G-FETs were electrically detected only target IgE molecules.	<b>16:50 K-5-1 (Invited)</b> <b>Flexible Cu(In,Ga)Se<sub>2</sub> Thin Film Solar Cells and Challenges for Low Temperature Growth</b> <i>C. A. Kaufmann, R. Caballero, T. Rissom, T. Eisenbarth, T. Unold, R. Klenk and H. W. Schock, Helmholtz Zentrum Berlin für Materialien und Energie (Germany)</i> Flexible Cu(In,Ga)Se <sub>2</sub> (CIGSe) thin film solar cells attract growing interest. Due to light weight, robustness and low cost they are expected to increase the range of terrestrial and space applications. The talk focuses on the fabrication of CIGSe at low process temperatures and the challenges related to this approach.	
<b>17:20 G-5-2</b> <b>Polarization Analyzing Image Sensor with Monolithically Embedded Polarizer using 65nm CMOS Process</b> <i>S. Shishido, T. Noda, K. Sasagawa, T. Tokuda and J. Ohta, NAIST (Japan)</i> The polarization analyzing sensor is expected to be a solution for analyses of optically active compounds. We designed a polarization analyzing image sensor using 65nm CMOS process. By this sensor, polarization characteristics are successfully measured.	<b>17:20 H-5-2</b> <b>DMOTMDS/MTMOS Multi-Stacked SiOCH Films for Super-Low-k and Sufficient Modulus Formed by Damage-free Neutral Beam Enhanced CVD</b> <i>T. Sasaki<sup>1</sup>, S. Yasuhara<sup>1</sup>, T. Shimayama<sup>2</sup>, K. Tajima<sup>3</sup>, H. Yano<sup>3</sup>, S. Kadomura<sup>2</sup>, M. Yoshimaru<sup>2</sup>, N. Matsunaga<sup>2</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>STARC (Japan)</i> Multi-stacked film was successfully fabricated by depositing lower k-value and higher modulus layers alternately. By optimizing multi-stacked film, we could obtain a super low-k film with k-value of 1.8 and sufficient modulus of 7Gpa simultaneously.	<b>17:05 I-5-2</b> <b>ZnO thin film fabricated by plasma assisted atomic layer deposition</b> <i>Y. Kawamura<sup>1</sup> and Y. Uraoka<sup>1,2</sup>, <sup>1</sup>NAIST and <sup>2</sup>CREST-IST (Japan)</i> In this study, we fabricated ZnO thin-films using plasma-assisted ALD to improve the performance. Excellent properties were obtained. The effects of plasma condition on film properties were also investigated.	<b>17:05 J-5-2</b> <b>Performance Evaluation of Graphene Nano-ribbon Heterojunction Tunneling Field Effect Transistors with various Source/Drain Doping Concentration and Heterojunction structure</b> <i>H. Da<sup>1</sup>, K. T. Lam<sup>1</sup>, S. K. Chin<sup>2</sup>, G. S. Samudra<sup>1</sup>, Y. C. Ye<sup>1</sup> and G. Liang<sup>1</sup>, <sup>1</sup>National Univ. of Singapore and <sup>2</sup>Institute of High Performance Computing (Singapore)</i> The influence of doping concentration and geometrical parameters on the current-voltage characteristics of HJ GNR TFETs has been theoretically investigated by performing Dirac NEGF approach. It is shown that ION as well as SS can be enhanced by controlling the doping concentration and geometrical parameters.	<b>17:20 K-5-2</b> <b>First principles calculations of defect formation in In-free photovoltaic semiconductors Cu<sub>2</sub>ZnSnS<sub>4</sub> and Cu<sub>2</sub>ZnSnSe<sub>4</sub></b> <i>T. Maeda, S. Nakamura and T. Wada, Ryukoku Univ. (Japan)</i> We calculate the vacancy formation energy in Cu <sub>2</sub> ZnSnSe <sub>4</sub> (CZTSe), and Cu <sub>2</sub> ZnSnSe <sub>4</sub> (CZTS) by first-principles calculation. We compare the defect formation in In-free photovoltaic semiconductors CZTSe and CZTS with that of CuInSe <sub>2</sub> .	
<b>17:35 G-5-3</b> <b>Design and Fabrication of Smart All-in-one Chip for Electrochemical Measurement</b> <i>T. Yamazaki<sup>1,2</sup>, T. Ikeda<sup>1</sup>, M. Ishida<sup>1,3</sup> and K. Sawada<sup>1,3</sup>, <sup>1</sup>Toyohashi Univ. of Tech., <sup>2</sup>HIOKI E.E. E. Corp. and <sup>3</sup>JST-CREST (Japan)</i> An electro-chemical sensor chip with a signal input circuit, a potentiostat and sensor electrodes incorporated was designed and fabricated for the first time. Cyclic voltammetry was demonstrated to acquire electrochemical signals using well-studied ferricyanide solution.	<b>17:40 H-5-3</b> <b>Improvement of Variability and Reliability in Low-k/Cu Interconnects by Selectivity Control in Dry-Etching Process</b> <i>I. Kume, M. Ueki, N. Inoue, J. Kawahara, N. Ikaraishi, N. Furutake, S. Saitoh and Y. Hayashi, Renesas Electronics Corp. (Japan)</i> As dimension of the LSI scales down, precise control of the patterning profile in low-k films becomes a key to keep high reliability and small variability in Cu dual damascene interconnects. Carbon-rich MPS-SiOCH film, along with control of the etching gas, achieved highly selective RIE processes for small variability and high reliability.	<b>17:20 I-5-3</b> <b>The Unique Phenomenon in the Amorphous In<sub>2</sub>O<sub>3</sub>-Ga<sub>2</sub>O<sub>3</sub>-ZnO TFTs Degradation under the Dynamic Stress</b> <i>M. Fujii<sup>1</sup>, J. S. Jung<sup>2</sup>, J. Y. Kwon<sup>2</sup> and Y. Uraoka<sup>1,3</sup>, <sup>1</sup>NAIST, <sup>2</sup>Samsung Advanced Inst. of Tech. and <sup>3</sup>CREST-IST (Japan)</i> We investigated the degradation of a-IGZO TFTs caused by the AC stress. We found that the S value change under the AC stress and this degradation caused by the Negatively-charged Donor like traps.	<b>17:20 J-5-3</b> <b>Impact of Surface Treatment of SiO<sub>2</sub>/Si Substrate on Mechanically Exfoliated Graphene</b> <i>T. Yamashita, J. Fujita, K. Nagashio, T. Nishimura, K. Kita and A. Toriumi, Univ. of Tokyo (Japan)</i> The interaction between graphene and SiO <sub>2</sub> surface is critical to improve the mobility as well as the size of graphene. We study the effect of O <sub>2</sub> plasma treatment for SiO <sub>2</sub> surface on the interaction.	<b>17:35 K-5-3</b> <b>Kinetics of strain relaxation in lattice-mismatched In<sub>0.4</sub>Ga<sub>0.6</sub>As heteroepitaxy</b> <i>T. Sasaki<sup>1</sup>, H. Suzuki<sup>2</sup>, M. Takahashi<sup>3</sup>, S. Fujikawa, I. Kamiya<sup>4</sup>, Y. Ohshita and M. Yamaguchi, <sup>1</sup>Toyota Tech. Inst., <sup>2</sup>Univ. of Miyazaki and <sup>3</sup>JAEA (Japan)</i> In situ X-ray reciprocal space mapping during lattice-mismatched In <sub>0.08</sub> Ga <sub>0.92</sub> As/GaAs(001) growth and growth interruption is performed to investigate the extent to which the strain relaxation process is kinetically limited.	

## Thursday, September 23

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-5: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>17:35 A-5-4 (Late News)</b>  <b>Nonvolatile memory thin film transistors using triple polymeric dielectric layers</b>  <i>Y. C. Chen<sup>1</sup>, C. Y. Huang<sup>2</sup>, C. Y. Cheng<sup>1</sup>, H. C. Yu<sup>1</sup>, Y. K. Su<sup>1</sup> and T. H. Chang<sup>1</sup>,<sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National Taitung Univ. (Taiwan)</i>                      The nonvolatile memory OTFTs with triple dielectric layers have been demonstrated. In our device configuration, the memory effect originates from the charges stored in the interfaces between the dielectric layers and in the -OH groups inside the polymer dielectrics. The transistors have a switchable channel current and long retention time.</p> <p><b>17:50 A-5-5 (Late News)</b>  <b>Passivation Effect of Diamond Like Carbon Films for Organic Light-Emitting Diodes</b>  <i>H. Butou, H. Okada and S. Naka, Univ. of Toyama (Japan)</i>                      We have studied OLEDs with double-layered inorganic/ DLC as a passivation films. By adding the MoO<sub>3</sub> as passivation layer for reducing plasma damage, identical durability that compared to the glass encapsulation was observed.</p>	<p><b>B-5: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p><b>17:50 B-5-4</b>  <b>Stability origin of metastable higher-k phase HfO<sub>2</sub> at room temperature</b>  <i>Y. Nakajima, K. Kita, T. Nishimura, K. Nagashio and A. Toriumi, Univ. of Tokyo (Japan)</i>                      The stability origin of the metastable higher-k phase HfO<sub>2</sub>, and a plausible mechanism of Si-cap PDA to obtain that phase were investigated.</p>	<p><b>C-5: CMOS Devices / Device Physics (Area 3)</b></p> <p><b>17:50 C-5-4</b>  <b>Low GIDL and Its Physical Origins in Si Nanowire Transistors</b>  <i>K. Zaito, M. Saitoh, Y. Nakabayashi, T. Ishihara and T. Numata, Toshiba Corp. (Japan)</i>                      Gate-induced drain leakage (GIDL) in Si nanowire transistors fabricated on SOI substrates is systematically studied. GIDL current is drastically reduced in nanowire FETs with the nanowire width of around 10 nm, which realizes extremely small off-current devices.</p>	<p><b>D-5: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>17:35 D-5-4 (Late News)</b>  <b>Stimulated Emission in Silicon Fin Light-Emitting Diode</b>  <i>S. Saito<sup>1,2</sup>, K. Tani<sup>1,3</sup>, T. Takahama<sup>1</sup>, M. Takahashi<sup>1</sup>, E. Nomoto<sup>1</sup>, Y. Matsuoka<sup>1</sup>, J. Yamamoto<sup>2,3</sup>, Y. Suwa<sup>1</sup>, D. Hisamoto<sup>1</sup>, S. Kimura<sup>1</sup>, H. Arimoto<sup>1,2</sup>, T. Sugawara<sup>1</sup>, M. Aoki<sup>1</sup>, K. Torii<sup>1</sup> and T. Ido<sup>1,2</sup>,<sup>1</sup>Hitachi, Ltd., Central Res. Lab., <sup>2</sup>Hitachi Advanced Res. Lab. and <sup>3</sup>PECST (Japan)</i>                      We have proposed a Si fin light-emitting diode to realize multiple quantum wells fabricated by Si technologies. The experimental results demonstrate the excellent transport characteristics and efficient electroluminescence in the infrared regime.</p> <p><b>17:50 D-5-5 (Late News)</b>  <b>Effects of tunneling barrier width on the electrical characteristic in Si-QD LEDs</b>  <i>T. Y. Kim<sup>1,3</sup>, N. M. Park<sup>1</sup>, C. J. Choi<sup>2</sup>, C. Huh<sup>1</sup>, C. G. Ahn<sup>1</sup>, G. Y. Sung<sup>1</sup>, I. K. You<sup>1</sup> and M. Suemitsu<sup>3</sup>,<sup>1</sup>Electronics and Telecommunications Res. Inst., <sup>2</sup>Univ. of Chonbuk and <sup>3</sup>Tohoku Univ. (Korea)</i>                      In this work, we investigated the impacts of nitride source on the electrical properties of the Si-QD LEDs. Two nitrogen sources, nitrogen (N<sub>2</sub>) and ammonia (NH<sub>3</sub>), have been compared for the PECVD growth of the silicon nitride film, while silane (SiH<sub>4</sub>) has been commonly used as the silicon source.</p>	<p><b>E-5: Advanced Memory Technology (Area 4)</b></p>	<p><b>F-5: Physics and Application of Novel Functional Devices and Materials (Area 9)</b></p> <p><b>17:35 F-5-4</b>  <b>Strong Stark effect of electroluminescence in thin SOI MOSFETs</b>  <i>J. Noborisaka, K. Nishiguchi, Y. Ono, H. Kageshima and A. Fujiwara, NTT Corp. (Japan)</i>                      We report electroluminescence from thin SOI MOSFETs when electrons are injected into a thin SOI layer. We observed a large Stark shift of up to approximately 50 meV by applying an electric field normal to the thin SOI layer. Stark effect indicates that quantum confinement in the Si/SiO<sub>2</sub> system plays an important role in light emission.</p> <p><b>17:50 F-5-5</b>  <b>Drive Current Enhancement with Invasive Source in Double Gate Tunneling Field-Effect Transistors</b>  <i>Y. Yang, P. F. Guo, G. Q. Han, C. L. Zhan, L. Fan and Y. C. Ye, National Univ. of Singapore (Singapore)</i>                      We studied the dependence of TFET performance on source design using a 2D TCAD simulation tool. Use of an invasive source with an optimized shape could be used to realize an increased tunneling region, giving a higher Ion. Applying the invasive source in Ge-source Si-body TFET can further enhance the device performance.</p>

### Rump Session (Sanjo Conference Hall)

#### **RUMPA (1st Floor)**

“Will Carbon Create A New ICT Paradigm Beyond The Si Establishments?”

Moderator: A. Toriumi (Univ. of Tokyo), M. Nihei (AIST)

Organizer: Y. Mochizuki (NEC)

#### **RUMP B (Basement Floor)**

“Silicon Solar Cells -Their key technologies and future prospects-”

Moderator: A. Yamada (Tokyo Tech) , A. Masuda (AIST)

## Thursday, September 23

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-5: Advanced Circuits and Systems &amp; Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 5)</b></p> <p><b>17:50 G-5-4</b>  <b>Amperometric Electrochemical Sensor Array for On-Chip Simultaneous Imaging: Circuit and Microelectrode Design Considerations</b>  <i>J. Hasegawa, S. Uno and K. Nakazato, Nagoya Univ. (Japan)</i>                      We introduce amperometric sensor circuit array for rapid and simultaneous electrochemical imaging, and also propose a novel microelectrode structure to reduce the time to reach the steady-state current, which is verified by computer simulation.</p>	<p><b>H-5: Advanced Interconnect /3-D Integration Science (Area 2)</b></p>	<p><b>I-5: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p><b>17:35 I-5-4</b>  <b>Novel Passivation Layer for Improvement of Reliability In Amorphous Indium Gallium Zinc Oxide Thin Film Transistors (TFTs)</b>  <i>S. H. Choi, Y. W. Lee, J. Y. Kwon and M. K. Han, Seoul National Univ. (Korea)</i>                      We have proposed and fabricated the a-IGZO TFTs with novel passivation layer consisting of sub-layers with different substrate temperatures. And we have verified that the proposed device could improve bias-illumination stability and enhance the electrical characteristics of a-IGZO TFTs.</p>	<p><b>3J-5: Application of Nanotubes, Nanowires, and Graphene (Area 1)</b></p> <p><b>17:35 J-5-4</b>  <b>Graphene based transversal-gated field effect transistor due to band gap modulation</b>  <i>S. B. Kumar, T. Fujita and G. Liang, National Univ. of Singapore (Singapore)</i>                      We explore a transversal-gated-FET in which an asymmetric electrochemical potential is applied. This potential causes a reduction in the band gap of the AGNR, thus resulting in larger current flow across the device. The device performance is improved by introducing vacancies at the top edge.</p> <p><b>17:50 J-5-5 (Late News)</b>  <b>Effect of Oxidation-induced Tensile Strain on Gate-all-Around Silicon Nanowire Based Single-electron Transistor Fabricated using Optical Lithography</b>  <i>Y. Sun<sup>1,2</sup>, Rusli<sup>1</sup> and N. Singh<sup>2</sup>, <sup>1</sup>Nanyang Tech. Univ. and <sup>2</sup>Inst. of Microelectronics (Singapore)</i>                      Room temperature silicon nanowire-based single electron transistor was fabricated using optical lithography. Coulomb oscillation is weakened for SiNWs of shorter length, attributed to the lowering of the tunneling barriers due to reduced oxidation-induced tensile strain.</p>	<p><b>K-5: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b></p> <p><b>17:50 K-5-4</b>  <b>Numerical Analysis of a Solar Cell with a Tensile-Strained Ge as a Novel Narrow Band Gap Absorber</b>  <i>Y. Hoshina, M. Shimizu, A. Yamada and M. Konagai, Tokyo Tech (Japan)</i>                      The solar cell performances of the InGaAs /tensile-strained Ge/ InGaAs double-hetero structure are numerically demonstrated as a thin, low-cost, and lattice-adjustable narrow band gap absorber in future multijunction solar cells.</p>	

### Rump Session (Sanjo Conference Hall)

#### RUMPA (1st Floor)

“Will Carbon Create A New ICT Paradigm Beyond The Si Establishments?”

Moderator: A. Toriumi (Univ. of Tokyo), M. Nihei (AIST)

Organizer: Y. Mochizuki (NEC)

#### RUMP B (Basement Floor)

“Silicon Solar Cells -Their key technologies and future prospects-”

Moderator: A. Yamada (Tokyo Tech) , A. Masuda (AIST)



1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-6: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p>A-6: Organic Transistors and Device Physics I (9:00-10:45) Chairs: H. Maeda (DNP) H. Kajii (Osaka Univ.)</p>	<p><b>B-6: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p>B-6: Junction Technology (9:00-10:45) Chairs: B. Mizuno (UJT Lab. Inc.) S. Migita (AIST)</p>	<p><b>C-6: CMOS Devices / Device Physics (Area 3)</b></p> <p>C-6: Advanced CMOS Technology (9:00-10:45) Chairs: T. Hase (Renesas Electronics Corp.) B. Doris (IBM)</p>	<p><b>D-6: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p>D-6: Photonic and Electronic Integration (9:00-10:30) Chairs: N. Iizuka (Toshiba Corp.) H. Isshiki (The Univ. of Electro-Communications)</p>	<p><b>E-6: Advanced Memory Technology (Area 4)</b></p> <p>E-6: FeRAM (9:00-10:35) Chairs: T. Eshita (Fujitsu Semiconductor Ltd.) K. Ishihara (Sharp Corp.)</p>	<p><b>F-6: Spintronic Materials and Devices (Area 12)</b></p> <p>F-6: Spintronics ( I ) - Spin-related Phenomena and Applications - (9:30-10:45) Chairs: K. Ito (Hitachi, Ltd.) H. Saito (AIST)</p>
<p><b>9:00 A-6-1 (Invited)</b> <b>Inkjet Printing of Organic Thin-Film Transistors</b> <i>T. Kawase, S. Moriya, K. Nakamura, K. Inoue, K. Nakamura and T. Aoki, Seiko Epson Corp. (Japan)</i> The application of inkjet printing to the fabrication of organic TFT backplanes are reviewed. A hybrid approach in which inkjet printing is combined with photolithography is explained in detail. The phenomena happening in the inkjet printing of semiconductor are also discussed.</p>	<p><b>9:00 B-6-1 (Invited)</b> <b>Overview and Challenges in Source/Drain Formation Technology in High Performance Transistors.</b> <i>K. Suguro, Toshiba Corp. (Japan)</i> Source and drain formation technologies which are required in next generation Si devices such as memory LSI and system LSI are overviewed and the new challenge for the future are discussed in this paper.</p>	<p><b>9:00 C-6-1 (Invited)</b> <b>Extremely-Thin SOI for Mainstream CMOS:Challenges and Opportunities</b> <i>A. Khakifirooz, K. Cheng, A. Kumar, P. Kulkarni, S. Ponoth, B. S. Haran, S. Mehta, J. Cai, A. Byranti, J. Kuss, L. F. Edge, H. Jagannathan, Z. Ren, A. Reznicek, T. Adam, H. He, A. Kimball, S. Kanakasabapathy, S. Schmitz, S. Holmes, A. Majumdar, B. Jagannathan, D. Yang, A. Upham, S. C. Seo, J. L. Herman, R. Johnson, Y. Zhu, P. Jamison, Z. Zhu, L. H. Vanamurth, J. Faltermeier, S. Fan, D. Horak, T. Hook, V. Narayanan, V. Paruchuri, H. Bu, D. K. Sadana, P. Kozlowski, B. Doris, D. McHerron, W. Haensch, M. Khare, E. Leobandung, J. O'Neil and G. Shahidi, IBM Research (USA)</i> Extremely thin SOI (ETSOI) is a viable option for future CMOS scaling owing to superior short-channel control and immunity to random dopant fluctuation. However, challenges of ETSOI integration have so far hindered its adoption for mainstream CMOS. In this talk we review some of these challenges and possible solutions. We will also review some of the unique opportunities offered by ETSOI technology.</p>	<p><b>9:00 D-6-1 (Invited)</b> <b>Membrane-Type Photonic Devices for Optical Circuits on SOI</b> <i>S. Arai and N. Nishiyama, Tokyo Tech (Japan)</i> Recent research activities on membrane-type photonic devices, such as ultra-low power-consumption semiconductor lasers as well as passive optical devices based on high index-contrast waveguides, aiming at on-chip optical interconnection for next-generation LSIs will be presented.</p>	<p><b>9:00 E-6-1 (Invited)</b> <b>Current Status and Future Challenge of Fe-NAND/DRAM Cell Technology</b> <i>K. Takeuchi, Univ. of Tokyo (Japan)</i> This paper overviews Ferroelectric NAND flash memory and Ferroelectric 6T-SRAM. Fe-NAND enhances SSD performance to 9.5GByte/sec. A 100Mfillion write/erase endurance is realized. A 0.5V ferroelectric 6T-SRAM is proposed which decreases the active power by 32%.</p>	<p><b>9:30 F-6-1</b> <b>Semiconductor / Ferromagnetic Metal Hybrid Optical Isolators using Nonreciprocal Polarization Rotation</b> <i>H. Shimizu, S. Goto and T. Mori, Tokyo Univ. of Agri. and Tech. (Japan)</i> We report Fe - InGaAlAs / InP semiconductor - ferromagnetic metal hybrid optical isolators using nonreciprocal polarization rotation. We demonstrated optical isolation of as large as 18.3 dB in 0.85 mm-long waveguide devices.</p>
<p><b>9:30 A-6-2</b> <b>Organic CMOS Logic Papers with In-Field User Customizability</b> <i>T. Sekitani<sup>1</sup>, K. Ishida<sup>1</sup>, N. Masunaga<sup>1</sup>, R. Takahashi<sup>1</sup>, S. Shino<sup>2</sup>, U. Zschieschang<sup>3</sup>, H. Klauk<sup>4</sup>, M. Takamiya<sup>5</sup>, T. Sakurai<sup>1</sup> and T. Someya<sup>1</sup>, <sup>1</sup>Tokyo Univ. <sup>2</sup>Mitsubishi Paper Mills Ltd. and <sup>3</sup>Max Planck Inst. for Solid State Research (Japan)</i> We report the manufacturing of user-customized logic paper—paper in which organic complementary logic cells are embedded. The logic paper provides on-demand in-field customizability to the users by making use of commercially available inkjet printing.</p>	<p><b>9:30 B-6-2</b> <b>Raised S/D for Advanced Planar MOSFET Devices: Challenges and Applications for the 20nm Node and Beyond</b> <i>N. Loubet<sup>1</sup>, P. Khare<sup>1</sup>, S. Mehta<sup>2</sup>, S. Ponoth<sup>2</sup>, B. Haren<sup>2</sup>, Q. Liu<sup>3</sup>, K. Cheng<sup>3</sup>, J. Kuss<sup>3</sup>, T. Adam<sup>3</sup>, B. Doris<sup>3</sup>, V. Paruchuri<sup>3</sup>, W. Kleemeier<sup>3</sup> and R. Sampson<sup>3</sup>, <sup>1</sup>STMicroelectronics and <sup>2</sup>IBM (USA)</i> As transistor physical dimensions continue to scale, RSD epitaxy integration presents new challenges in term of loading effects, facet reproducibility and control. In this paper, the feasibility and integration of flat and faceted RSD silicon epitaxy are investigated.</p>	<p><b>9:30 C-6-2</b> <b>Variability in Variable-Body-Factor Silicon-on-Thin-Box MOSFETs (SOTB MOSFETs)</b> <i>Y. Yang, G. Du, R. Han and X. Liu, Peking Univ. (China)</i> A side-gate is used in the variable-body-factor SOTB to adjust the body-factor, which will, however, disturbs the variability performance of the device. In this work, we systematically investigated the influences of LER (line-edge-roughness), WFV (work- function variation) and STV (silicon layer thickness variation) on 20nm-gate variable-body-factor SOTB MOSFETs.</p>	<p><b>9:30 D-6-2</b> <b>Towards Optical Networks-on-Chip Using CMOS Compatible III-V/SOI Technology</b> <i>L. Grenouillet<sup>1</sup>, P. Philippe<sup>1</sup>, J. Harduin<sup>1</sup>, N. Olivieri<sup>2</sup>, P. Grosse<sup>3</sup>, L. Liu<sup>3</sup>, T. Spuesens<sup>3</sup>, P. Règey<sup>3</sup>, F. Mandorlo<sup>4</sup>, P. Rojo-Romeo<sup>4</sup>, R. Orobchouk<sup>4</sup>, D. Van Thourhout<sup>4</sup> and J. M. Fedeli<sup>1</sup>, <sup>1</sup>CEA-LETI/MINATEC, <sup>2</sup>Ghent Univ., <sup>3</sup>Technical Univ of Denmark and <sup>4</sup>Institut des Nanotechnologies de Lyon INL (FRANCE)</i> Integrated components for optical networks-on-chip, including III-V microdisk lasers, photodetectors, and wavelength selective circuits, are all demonstrated using a complementary metal-oxide-semiconductor (CMOS) compatible III-V/silicon-on-insulator integration technology at 200mm wafer scale.</p>	<p><b>9:30 E-6-2 (Invited)</b> <b>Current Development Status and Future Challenges of FeRAM</b> <i>Y. Fujimori, H. Kimura, Y. Ichida, J. Iida, K. Ashikaga, H. Ito, T. Ozawa, T. Kanaya, N. Kinouchi, T. Suzuki, T. Date, D. Notsu, T. Fuchikami, Z. Zhiyong M. Kojima, M. Moriwake and H. Takasu, ROHM Co., Ltd. (Japan)</i> FeRAM technology on 130nm logic platform is successfully developed. We introduce non-volatile logic for new application. The non-volatile register has wide signal margin and high endurance cycles.</p>	<p><b>9:45 F-6-2</b> <b>Fabrication of MgO-based Magnetic Tunnel Junctions for Magnetic Field Sensor</b> <i>K. Fujiwara<sup>1</sup>, M. Oogane<sup>1</sup>, F. Koi<sup>2</sup>, H. Nagamura<sup>3</sup> and Y. Ando<sup>3</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>RICOH COMPANY,LTD. (Japan)</i> Magnetic tunnel junctions sensor with an MgO barrier layer were fabricated. The effect of the shape and thickness of the free layer on the magnetic field sensor characteristics was systematically investigated. We achieved a large TMR/2Hk value of 4.8 %/Oe.</p>
<p><b>9:45 A-6-3</b> <b>Effects of an Interface Dipole Monolayer on Pentacene Organic Field-Effect Transistors</b> <i>W. Ou-Yang, K. Lee, W. Martin, T. Manaka and M. Iwamoto, Tokyo Tech (Japan)</i> Effect of an aligned dipole monolayer with opposite molecular orientation on pentacene OFET performance was investigated. We found the monolayer greatly shifted threshold voltage, mobility and on/off ratio and these changes depended on the molecular orientation.</p>	<p><b>9:50 B-6-3</b> <b>Raman Spectroscopy Measurement of Silicidation Induced Stress in Si and its Impact on Performances of Metal Source/Drain MOSFETs</b> <i>S. Migita, V. Poborchii, T. Tada, Y. Morita, W. Mizubayashi and H. Ota, AIST (Japan)</i> Silicidation induced stress is examined by Raman spectroscopy. It is found that silicidation induces tensile stress in Si channel, and brings opposite temperature dependences of N-type and P-type metal S/D MOSFETs.</p>	<p><b>9:50 C-6-3</b> <b>Universal Relationship between Settling Time of Floating-Body SOI MOSFETs and the Substrate Current in their Body-Tied Counterparts</b> <i>A. Toda<sup>1</sup>, K. Ohyama<sup>1</sup>, N. Higashiguchi<sup>1</sup>, D. Hori<sup>1</sup>, M. Miyake<sup>1</sup>, S. Amakawa<sup>1</sup>, J. Ida<sup>2</sup> and M. Miura-Mattausch<sup>1</sup>, <sup>1</sup>Hiroshima Univ. and <sup>2</sup>Kanazawa Inst. of Tech. (Japan)</i> A device-size-independent universal relationship between hysteric response of floating-body SOI MOSFETs and the dc substrate current in their body-tied counterparts is demonstrated. It could play an important role in compact modeling of history effects.</p>	<p><b>9:45 D-6-3</b> <b>Design and Fabrication of Flip-Chip Micro-LED Arrays with PWM Driver for Heterogeneous Optoelectronic Integrated Circuit Device</b> <i>S. B. Shin<sup>1</sup>, J. Chiba<sup>1</sup>, H. Okada<sup>1</sup>, S. Iwayama<sup>2</sup> and A. Wakahara<sup>1</sup>, <sup>1</sup>Univ. of Toyohashi of Tech. and <sup>2</sup>Stanley Electric Co. Ltd. (Japan)</i> We designed and fabricated of micro-LED arrays with pulse width modulation(PWM) driver by flip-chip bonding method for research of heterogeneous optoelectronic integrated circuit.</p>	<p><b>10:00 E-6-3</b> <b>Synthesis of pure phase BiFeO3 films grown on Iridium electrode by MOCVD for ferroelectric memories</b> <i>Y. Kumura<sup>1,2</sup>, S. Y. Yang<sup>2</sup>, P. Yu<sup>2</sup>, J. X. Zhang<sup>2</sup>, J. Seidel<sup>2</sup>, A. I. Khan<sup>2</sup> and R. Ramesh<sup>2</sup>, <sup>1</sup>Toshiba Corp. and <sup>2</sup>Univ. of California Berkeley (Japan)</i> We have successfully demonstrated the feasible synthesis of the pure phase BFO films without voids grown on the submicron-sized Ir electrode by MOCVD using double-layered deposition method for the first time.</p>	<p><b>10:00 F-6-3</b> <b>First-Principles Calculations of Quantum Transport Properties of Fe/Fe<sub>3</sub>VAI/Fe Trilayers</b> <i>S. Yabuuchi, I. Kitagawa and T. Hamada, Hitachi, Ltd. (Japan)</i> We investigated the electronic structure and the quantum transport properties of Fe/Fe<sub>3</sub>VAI/Fe trilayer using first-principles calculations. The semi-metallic Fe<sub>2</sub>VAI made it possible to achieve a low resistance area, which is difficult to achieve using a conventional insulator or metal.</p>
<p><b>10:00 A-6-4</b> <b>Organic transistors and circuits with parylene gate dielectric manufactured using subfemtoliter inkjet</b> <i>T. Yokota, Y. Noguchi, Y. Kato, T. Sekitani and T. Someya, Tokyo Univ. (Japan)</i> We fabricated organic TFTs and complementary ring oscillator circuits by subfemtoliter inkjet printing. The TFTs have a channel length smaller than 10 μm, a channel width 500 μm, and the 3 μm-linewidth Ag source/drain electrodes.</p>	<p><b>10:10 B-6-4</b> <b>Accurate Measurement of Silicide Specific Contact Resistivity by Cross Bridge Kelvin Resistor for 28 nm CMOS technology and Beyond</b> <i>K. Ohuchi, N. Kusunoki and F. Matsuoka, Toshiba America Electronic Components, Inc. (USA)</i> It is confirmed that specific-contact-resistivity measurement resolution by using modified cross-bridge Kelvin resistor is extended to 10<sup>8</sup> Ω-cm<sup>2</sup>, and experimentally found 28nm-CMOS-technology realizes 1.1x10<sup>8</sup> and 7.8x10<sup>8</sup> Ω-cm<sup>2</sup> for n+ and p+ source/drain, respectively.</p>	<p><b>10:10 C-6-4</b> <b>Ion-Ioff performance analysis of FDSOI MOSFETs with low processing temperature</b> <i>C. Xu<sup>1</sup>, P. Batude<sup>1</sup>, C. Rauer<sup>1</sup>, C. Le Royer<sup>1</sup>, L. Hutin<sup>1</sup>, A. Poyydebasque<sup>2</sup>, C. Tabone<sup>2</sup>, B. Previtali<sup>3</sup>, O. Faynot<sup>1</sup>, M. Mouis<sup>2</sup> and M. Vinet<sup>1</sup>, <sup>1</sup>CEA-LETI/MINATEC and <sup>2</sup>IMEP (France)</i> This work demonstrates that Fully-Depleted Silicon On Insulator (FDSOI) transistors processed at low temperature (overall process temperature kept below 600°C) exhibit no strong degradation of the off current as compared to their conventional Rapid Thermal Processing (RTP) counterparts.</p>	<p><b>10:10 D-6-4</b> <b>Monolithic One-bit Counter Circuit with Light Emitting Diode Indicators Fabricated in Si/III-V-NSI Heterostructure</b> <i>S. Tanaka, K. Noguchi, K. Yamane, Y. Deguchi, Y. Furukawa, H. Okada, A. Wakahara and H. Yonezu, Toyohashi Univ. of Tech. (Japan)</i> A monolithic one-bit counter circuit with LED indicators was fabricated, and was successfully operated. The fundamental properties of the circuits as well as the device characteristics were investigated.</p>	<p><b>10:05 E-6-4 (Late News)</b> <b>Ferroelectric-Gate Thin-Film Transistor Fabricated by Total Solution Deposition Process</b> <i>T. Miyasako<sup>1</sup>, B. N. Q. Trinh<sup>1</sup>, T. Kaneda<sup>1</sup>, M. Onoue<sup>1</sup>, P. T. Tue<sup>2</sup>, E. Tokumitsu<sup>2</sup> and T. Shimoda<sup>1,3</sup>, <sup>1</sup>JST, <sup>2</sup>Tokyo Tech and <sup>3</sup>JAIST (Japan)</i> We have fabricated ferroelectric-gate thin film transistors (FGTs) by totally using chemical solution deposition (CSD) process. The fabricated FGT exhibited a typical n-channel memory transistor operation. This is the first demonstration of inorganic thin film transistors (TFTs) fabricated by totally using CSD process for all layers.</p>	<p><b>10:15 F-6-4</b> <b>Highly spin-polarized tunneling in Heusler-alloy-based magnetic tunnel junctions with a Co<sub>2</sub>MnSi upper electrode and a MgO barrier</b> <i>H-x Liu, T. Taira, Y. Honda, K. Matsuda, T. Uemura and M. Yamamoto, Hokkaido Univ. (Japan)</i> High tunnel magnetoresistance ratios of 1049% at 4.2 K and 335% at room temperature were demonstrated for Heusler-alloy-based magnetic tunnel junctions with a Co<sub>2</sub>MnSi upper electrode and a MgO barrier. The key factors influencing the spin-dependent tunneling characteristics are discussed.</p>

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-6: Advanced Circuits and Systems &amp; Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 5)</b></p> <p>G-6: Image Sensors and Interface Circuits (9:00-10:45) Chairs: S. Sugawa (Tohoku Univ.) J. Akita (Kanazawa Univ.)</p>	<p><b>H-6: Advanced Interconnect /3-D Integration Science (Area 2)</b></p> <p>H-6: Cu Reliability (9:10-10:50) Chairs: S. Ogawa (AIST) K. Ito (Kyoto Univ.)</p>	<p><b>I-6: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p>I-6: GaN power transistors (9:00-10:45) Chairs: E. Y. Chang (National Chiao Tung Univ.) T. Tanaka (Panasonic Corp.)</p>	<p><b>J-6: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b></p> <p>J-6: Nanowire Transistors (9:00-10:45) Chairs: S. Uno (Nagoya Univ.) K. Nishiguchi (NTT Basic Res. Labs.)</p>	<p><b>K-6: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p>K-6: Quantum dots (9:00-10:45) Chairs: A. Yamada (Tokyo Tech) T. Yamaguchi (Ritsumeikan Univ.)</p>	
<p><b>9:00 G-6-1 (Invited)</b> <b>CMOS High-Speed Image Sensors –Pixel Devices, Circuits and Architectures–</b> <i>S. Kawahito, Shizuoka Univ. (Japan)</i> CMOS high-speed image sensors are reviewed from the viewpoints of pixel devices and circuit techniques. Possible column-parallel ADC architectures for power-efficient high-speed high-quality imaging and global shutter pixels for low noise are discussed.</p>	<p><b>9:10 H-6-1 (Invited)</b> <b>Cu Alloys and Noble Metal Liner Materials to Extend Damascene Cu Schemes</b> <i>T. Nogami, IBM (USA)</i> CVD-Co films characterized (barrier properties and O/C incorporation). PVD-TaN/CVD-Co/PVD-Cu applied to Cu/ULK BEOL to produce reduced post-CMP defectivity and improved EM. However, EM advantage lost when divots due to corrosion formed at trench entrance.</p>	<p><b>9:00 I-6-1 (Invited)</b> <b>GaN on Si Based Power Devices:A New Era in Power Electronics</b> <i>M. A. Briere, ACOO Enterprises LLC Under contract with International Rectifier (USA)</i> The commercial introduction of GaN based power devices has opened new possibilities in power electronics. The current status and future prospects for GaN on Si power devices is reviewed, including long term reliability and device stability. Revolutionary advances made possible by these devices in several power electronic applications are discussed.</p>	<p><b>9:00 J-6-1 (Invited)</b> <b>Circuit Implementation of InAs Nanowire FET</b> <i>W. Probst, K. Blekner, O. Benner and F. J. Tegude, University of Duisburg-Essen (Germany)</i> We report on the fabrication of InAs nanowire metal-insulator field-effect transistor and their implementation in basic circuits. The position controlled deposition of the InAs nanowires within the pre-patterned circuits on the host substrate is done by the field-assisted fluid self-assembly method.</p>	<p><b>9:00 K-6-1 (Invited)</b> <b>Quantum Dot Superlattice for High Efficiency Intermediate Band Solar Cell</b> <i>Y. Okada, Univ. of Tokyo (Japan)</i> Efficiency enhancements exceeding Shockley-Queisser limit of single junction solar cells are possible in an intermediate band solar cell, which incorporates a 3-dimensional quantum dot superlattice in the active region of a p-i-n junction structure. Recent experimental progress on multi-stacked quantum dot solar cells will be reviewed.</p>	
<p><b>9:30 G-6-2</b> <b>A Column Parallel Cyclic ADC with an Embedded Programmable Gain Amplifier for CMOS Image Sensors</b> <i>T. Iida, M. A. Mustafa, L. Zhuo, K. Yasutomi, S. Itoh and S. Kawahito, Shizuoka Univ. (Japan)</i> This paper proposes a column parallel cyclic ADC with an embedded programmable gain amplifier. The measurement results of a prototype chip show the effectiveness of the embedded PGA for the reduction of ADC non-linearity and random noise.</p>	<p><b>9:40 H-6-2</b> <b>Migration of Copper through Tungsten-Filled Via on Single Damascene Copper Interconnect</b> <i>B. M. Kim, J. J. Kim, B. M. Seo, J. S. Oh, J. Y. Cho, J. Lee, K. Hong, B. H. Choi and S. Park, Hynix Semiconductor Inc. (Korea)</i> A phenomenon of copper migration through tungsten-filled vias, which land on single damascene copper underlayers, was examined. Successful mitigation of this problem was demonstrated through the enhancement of barrier metal or the change of soaking gas from silane to diborane in CVD W deposition process.</p>	<p><b>9:30 I-6-2</b> <b>Thermally Stable Isolation of AlGaN/GaN Transistors by Using Fe Ion Implantation</b> <i>H. Umeda, T. Takizawa, Y. Anda, T. Ueda and T. Tanaka, Panasonic Corp. (Japan)</i> Thermally stable isolation for AlGaN/GaN transistors by Fe ion-implantation is demonstrated. The Fe ions form deep levels after high temperature annealing. This technique enables high breakdown voltages and promising for monolithic integration of GaN devices.</p>	<p><b>9:30 J-6-2</b> <b>Transport Physics of Quasi-Ballistic Nanowire MOSFETs</b> <i>K. Natori, Tokyo Tech (Japan)</i> Transport physics of nanoscale MOSFETs is discussed based on characteristics of nanowire MOSFETs. The compact model discloses various new effects.</p>	<p><b>9:30 K-6-2</b> <b>Energy transfer in multi-stacked InAs quantum dots</b> <i>K. Akahane<sup>1</sup>, N. Yamamoto<sup>1</sup>, M. Naruse<sup>1,2</sup>, T. Kawazoe<sup>2</sup>, T. Yatsui<sup>2</sup> and M. Ohtsu<sup>2</sup>,<sup>1</sup>Natl. Inst. of Info. &amp; Com. Tech. and<sup>2</sup>Univ. of Tokyo (Japan)</i> We fabricated a modulated stacked QD structure to investigate energy transfer among QDs. Energy transfer from small QDs to large QDs was clearly observed. Long-range energy transfer can be considered from the measurement of N dependence of PL intensity.</p>	
<p><b>9:50 G-6-3</b> <b>A CMOS Image Sensor with an Automatic Pixel-Sensitivity Adjustment Function</b> <i>G. Ramos<sup>1</sup>, Y. Hirata<sup>2</sup> and Y. Arima<sup>1</sup>,<sup>1</sup>Kyushu Inst. of Tech. and<sup>2</sup>Fukuka Indus., Sci. and Tech. Foundation (Japan)</i> We developed a image sensor LSI that automatically adjusts the exposition time for each pixel according to the brightness of its surrounding pixels. The developed sensor LSI uses a 0.35µm CMOS 1-poly 3-metal process and has a die size of 3.75mm × 3.72mm. The power consumption is 267mW.</p>	<p><b>10:00 H-6-3 (Invited)</b> <b>The Effects of Pre-existing Voids on Electromigration Lifetime Scaling</b><b>Electromigration Void Dynamics in Copper-Based Interconnects</b> <i>C.V. Thompson, MIT (USA)</i> Pre-existing voids are common in Cu interconnects. They are also mobile and their dynamics affect reliability scaling in a critical way. Experimental observations and modeling will be reviewed.</p>	<p><b>9:45 I-6-3</b> <b>AlGaN/GaN MOS-HEMT Single-Chip DC/DC Boost Converter Using High-k Gd<sub>2</sub>O<sub>3</sub> Insulator</b> <i>C. W. Yang, S. W. Peng, C. K. Lin and H. C. Chiu, Chang Gung Univ. (Taiwan)</i> In recent years, energy problem has been taken seriously. Therefore, the power semiconductor device is showing increasing important in power electronics. To break through the material limits of silicon to realize the drastic performance improvement, GaN-based high electron mobility transistors (HEMTs) have been proven to be outstanding candidates for future microwave power applications [1].</p>	<p><b>9:45 J-6-3</b> <b>Body-biased steep-subthreshold-swing MOS (BS-MOS) with small hysteresis, off current, and drain voltage</b> <i>K. Nishiguchi and A. Fujiwara, NTT Corp. (Japan)</i> We demonstrate 30-nm-gate-length nanowire MOSFETs. A parasitic bipolar transistor formed in an SOI channel reduces subthreshold swing below 60 mV/dec at room temperature. Additionally, triple-gate operation allows current characteristics with small hysteresis, high on/off ratio, and low drain voltage.</p>	<p><b>9:45 K-6-3</b> <b>Enhanced Photoluminescence Properties from Self-Assembled InAs Surface Quantum Dots by Antimony Incorporation</b> <i>C. H. Chiang, Y. H. Wu, M. C. Hsieh, C. H. Yang, J. F. Wang, Y. C. Chang, L. Chang and J. F. Chen, National Chiao Tung Univ. (Taiwan)</i> We present a study of surfactant effect from self-assembled InAs surface quantum dots grown on GaAs substrate by incorporating antimony (Sb) into the QD layers with various Sb beam equivalent pressure.</p>	
<p><b>10:10 G-6-4</b> <b>A Subnanowatt Vibration-sensing Circuit for Dust-size Battery-less Sensor Nodes</b> <i>T. Shimamura, H. Morimura, M. Ugajin and S. Mutoh, NTT Microsystem Integration Laboratories (Japan)</i> The sensing circuit should be ultra-small power on the dust-size sensor node. We propose a vibration-sensing circuit based on mechanical charge transfer. The test chip detects the vibration of sub-hertz with subnanowatt power.</p>	<p><b>10:30 H-6-4</b> <b>Structure Analyses of Ti-Based Self-Formed Barrier Layers</b> <i>K. Kohama<sup>1</sup>, K. Ito<sup>1</sup>, Y. Sonobayashi<sup>1</sup>, K. Ohmori<sup>2</sup>, K. Mori<sup>2</sup>, K. Maekawa<sup>2</sup>, Y. Shirai<sup>1</sup> and M. Murakami<sup>1</sup>,<sup>1</sup>Kyoto Univ.,<sup>2</sup>Renesas Electronics Corp. and<sup>3</sup>The Ritsumeikan Trust (Japan)</i> Ti-based self-formed barrier layer has enough barrier properties against Cu diffusion into dielectrics. However, the structure and amorphous phases in the barrier layer were not directly identified. We employed an XPS technique with simultaneous Ar etching, to investigate the origin of such high performance of the barrier layer.</p>	<p><b>10:00 I-6-4</b> <b>Reduction of current collapse in AlGaN/GaN HEMTs using thick GaN cap layer</b> <i>H. Chonan<sup>1</sup>, Y. Sakamura<sup>2</sup>, G. Piao<sup>2</sup>, T. Ide<sup>2</sup>, M. Shimizu<sup>1</sup>, Y. Yano<sup>1</sup> and H. Nakanishi<sup>1</sup>,<sup>1</sup>Tokyo Univ. of Sci.,<sup>2</sup>AIST and<sup>3</sup>Taiyo Nippon Sanso Corp. (Japan)</i> Current collapse suppression using thick GaN cap layer in AlGaN/GaN HEMTs was proposed. Numerical simulations and experimental results show that thick GaN cap layer have effect in reducing carrier trapping in the device semiconductor surface.</p>	<p><b>10:00 J-6-4</b> <b>Impacts of Diameter-Dependent Annealing in Silicon Nanowire MOSFETs</b> <i>R. Wang, T. Yu, W. Ding and R. Hung, Peking Univ. (China)</i> The diameter-dependent annealing effect in silicon nanowire MOSFETs is investigated. The implanted dopants diffuse faster in thin nanowires than those in thick nanowires during annealing process, which results in underestimating the nanowire S/D extension length.</p>	<p><b>10:00 K-6-4</b> <b>Structure changes caused by quenching of InAs/GaAs(001) quantum dots</b> <i>M. Takahashi, JAEA (Japan)</i> Structures of InAs/GaAs(001) free-standing quantum dots before and after quenching were studied by in situ synchrotron X-ray diffraction. It has been revealed that quenching results in significant structure changes. They take place quickly when the substrate goes through a temperature range in which dislocated islands are preferably formed.</p>	

# Friday, September 24

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-6: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>10:15 A-6-5</b>  <b>Effects of Gold Nanoparticles on Pentacene Organic Field-effect Transistors</b>  <i>K. Lee, W. Ou-Yang, M. Weis, D. Taguchi, T. Manaka and M. Iwamoto, Tokyo Tech (Japan)</i>                      By incorporating gold nanoparticles into PVA with different concentrations as nanocomposite gate insulator in pentacene OFET, the carrier behaviour of the devices was studied by considering the carrier injection and transport processes in terms of contact resistance and effective mobility.</p> <p><b>10:30 A-6-6 (Late News)</b>  <b>Fabrication of Au electrodes with photopolymerization of triazine dithiol thin films</b>  <i>Y. Sato, R. Ye, K. Ohta and M. Baba, Iwate Univ. (Japan)</i>                      we fabricated electrodes of Au thin films on micro-pattern poly(DT) thin films photopolymerized through a photomask. This process is easier and environment friendlier than the past process. Furthermore, we investigated OTFTs with the Au/poly(DT) electrodes.</p>	<p><b>B-6: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p><b>10:30 B-6-5 (Late News)</b>  <b>Ge Self-Diffusion in Compressively strained Ge Grown on Relaxed Si<sub>0.2</sub>Ge<sub>0.8</sub></b>  <i>Y. Kawamura<sup>1</sup>, M. Uematsu<sup>1</sup>, K. Itoh<sup>1</sup>, Y. Hoshi<sup>2</sup>, K. Sawano<sup>3</sup>, Y. Shiraki<sup>4</sup>, E. Haller<sup>3</sup> and M. Myronov<sup>5</sup></i>  <sup>1</sup>Keio Univ., <sup>2</sup>Tokyo City Univ., <sup>3</sup>Univ. of California Berkeley and <sup>4</sup>The Univ. of Warwick (Japan)                      We present the first measurements of Ge self-diffusion under compressive biaxial strain using Si<sub>0.2</sub>Ge<sub>0.8</sub>/Ge isotope superlattice/Si<sub>0.2</sub>Ge<sub>0.8</sub> heterostructures. Furthermore, we found that Ge self-diffusivities in compressively strained Ge are larger compared to those in relaxed Ge.</p>	<p><b>C-6: CMOS Devices / Device Physics (Area 3)</b></p> <p><b>10:30 C-6-5 (Late News)</b>  <b>Cost Efficient Novel High Performance Analog Devices Integrated with Advanced HKMG Scheme for 28nm CMOS Technology and Beyond</b>  <i>J.-P. Han<sup>1</sup>, T. Shimizu<sup>1</sup>, L. H. Pan<sup>1</sup>, M. Voelker<sup>1</sup>, C. Bernico<sup>1</sup>, F. Arnaud<sup>1</sup>, A. C. Mocuta<sup>1</sup>, K. Stahrenberg<sup>1</sup>, A. Azuma<sup>1</sup>, G. Yang<sup>2</sup>, M. Eller<sup>3</sup>, D. Jaeger<sup>4</sup>, H. Zhuang<sup>4</sup>, K. Miyashita<sup>4</sup>, K. Stein<sup>4</sup>, D. R. Natir<sup>4</sup>, J. H. Park<sup>4</sup>, M. Hamaguchi<sup>4</sup>, S. Kohler<sup>4</sup>, D. Chanemougane<sup>4</sup>, W. Li<sup>4</sup>, K. Kim<sup>4</sup>, N. Kim<sup>4</sup>, C. Wiedholz<sup>4</sup>, S. Miyake<sup>4</sup>, G. Tsutsui<sup>4</sup>, H. van Meer<sup>4</sup>, J. Liang<sup>4</sup>, M. Ostermayr<sup>4</sup>, J. Liari<sup>4</sup>, M. Celiak<sup>4</sup>, R. Donato<sup>4</sup>, K. Barla<sup>4</sup>, M. H. Na<sup>4</sup>, Y. Goto<sup>4</sup>, M. Sheroni<sup>4</sup>, F. Johnson<sup>4</sup>, R. Wachnik<sup>4</sup>, J. Sudijono<sup>4</sup>, E. Kaste<sup>4</sup>, R. Sampson<sup>4</sup>, J.-H. Ku<sup>4</sup>, A. Steegen<sup>4</sup> and W. Neumuller<sup>4</sup></i>  <sup>1</sup>Infineon Technoligise, <sup>2</sup>Renesas, <sup>3</sup>IBM Microelectronics, <sup>4</sup>STMicroelectronics, <sup>5</sup>Toshiba America, <sup>6</sup>GLOBALFOUNDRIES and <sup>7</sup>Samsung Electronics (USA)                      A comprehensive study of high performance analog (HPA) devices integrated with high-k metal gate has shown that analog properties such as output voltage gain, Gm, Gds, Gm/Id, mismatch behavior, flicker noise, linearity, DC performance (e.g. Ion-Ioff, Ioff-Vsat, DIBL, Cjswg) as well as reliability of HPA are superior to conventional analog devices</p>	<p><b>D-6: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>10:15 D-6-5</b>  <b>Monolithic Integration of Ga(NAsP) laser on Si (001) Substrate</b>  <i>S. Liebich<sup>1</sup>, M. Zimprich<sup>1</sup>, P. Ludewig<sup>1</sup>, A. Beyer<sup>1</sup>, B. Kuner<sup>1</sup>, N. Hossain<sup>1</sup>, S. Jin<sup>1</sup>, S. J. Sweeney<sup>1</sup>, K. Volz<sup>1</sup> and W. Stolz<sup>1</sup></i>  <sup>1</sup>Philipp-Universität Marburg, <sup>2</sup>NAsP III/V GmbH and <sup>3</sup>Univ. of Surrey (Germany)                      Laser structures containing the dilute nitride material Ga(NAsP) can be grown lattice matched on silicon substrates with high crystalline quality and low defect density. Lasing operation from broad area lasers up to 120K is verified.</p>	<p><b>E-6: Advanced Memory Technology (Area 4)</b></p>	<p><b>F-6: Spintronic Materials and Devices (Area 12)</b></p> <p><b>10:30 F-6-5</b>  <b>Temperature Dependence of Magnetic Damping in Heusler Alloy Thin Films</b>  <i>M. Oogane, S. Mizukami, Y. Kota, T. Kubota, H. Naganuma, A. Sakuma and Y. Ando, Tohoku Univ. (Japan)</i>                      The magnetic damping constants and their temperature dependence for the epitaxially grown Co<sub>2</sub>MnAlSi<sub>1-x</sub> and Co<sub>2</sub>FexMn<sub>1-x</sub>Si Heusler alloy films were systematically investigated.</p>
<b>Coffee Break (2F FORUM)</b>					
<p><b>A-7: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p>A-7: Organic Transistors and Device Physics II (11:15-12:15)                      Chairs: H. Kajii (Osaka Univ.)                      K. Fujita (Kyushu Univ.)</p> <p><b>11:15 A-7-1</b>  <b>A Proposal of High Performance and Highly Fabricable Complementary Organic Thin Film Transistor Structure</b>  <i>A. Sugawara, Y. Wada, Y. Ishikawa and T. Toyabe, Toyo Univ. (Japan)</i>                      A Complementary Organic Thin Film Transistor (COTFT) structure is proposed, which would make it possible to realize high performance and highly fabricable organic integrated circuits, by using our original OTFT devices simulator, TOTAS.</p> <p><b>11:30 A-7-2</b>  <b>Charge modulated reflectance measurement for probing carrier distribution in the pentacene field effect transistor</b>  <i>T. Manaka, S. Kawashima, Y. Tanaka and M. Iwamoto, Tokyo Tech (Japan)</i>                      In this presentation, microscopic charge modulated reflectance spectroscopy was conducted to study the injected carrier distribution (n) in pentacene FET. Signal distribution along channel is clearly good agreement with the carrier distribution calculated on the basis of a simple carrier transport model. In combination with the EFISHG mentioned above, each parameters in J=enuE is discriminately evaluated.</p>	<p><b>B-7: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p>B-7: Dopant Characterization (11:15-12:25)                      Chairs: Y. Hayami (Fujitsu semiconductor Ltd.)                      B. Mizuno (UJT Lab. Inc.)</p> <p><b>11:15 B-7-1 (Invited)</b>  <b>Dopant/carrier profiling in nanostructures.</b>  <i>W. Vandervorst<sup>1,2</sup>, P. Eyben<sup>1</sup>, A. Schulze<sup>1,2</sup>, J. Mody<sup>1,2</sup>, S. Koelling<sup>1,2</sup>, A. Kambham<sup>1,2</sup> and M. Gilbert<sup>1</sup></i>  <sup>1</sup>IMEC and <sup>2</sup>Instituut voor Kern- en Stralingsfysica (Belgium)                      Compositional and electrical analysis of nanostructures involves extreme requirements ranging from "simple" 1D-depth resolution problems to metrology with high 2D-spatial resolution to the need to probe in an extremely small confined volume and 3D-devices. In this presentation we present an overview of the recent evolution in 1D, 2D, and 3D analysis</p> <p><b>11:45 B-7-2</b>  <b>Hole generation in B-implanted Ge without annealing: Formation of B<sub>12</sub> cluster acting as a double acceptor</b>  <i>M. Koike and Y. Kamimuta, MIRAI-Toshiba (Japan)</i>                      We present hole generation (max: 8x10<sup>20</sup> cm<sup>-3</sup>) in B-implanted Ge without annealing. The activation ratio in the wide range of impurity concentrations (10<sup>-16</sup>-22 cm<sup>-3</sup>) is almost the same value of 1/6. These results can be explained by assuming B12 cluster formation as a double acceptor in the as-implanted Ge.</p>	<p><b>C-7: CMOS Devices / Device Physics (Area 3)</b></p> <p>C-7: FinFET Devices (11:15-12:35)                      Chairs: S. Hayashi (Panasonic Corp.)                      K. Okano (Toshiba Corp.)</p> <p><b>11:15 C-7-1</b>  <b>Experimental Study of PVD-TiN Gate with Poly-Si Capping and Its Application to 20 nm FinFET Fabrication</b>  <i>T. Kamei<sup>1</sup>, Y. X. Liu<sup>2</sup>, K. Endo<sup>2</sup>, S. O'uchi<sup>2</sup>, J. Tsukada<sup>2</sup>, H. Yamauchi<sup>2</sup>, Y. Ishikawa<sup>2</sup>, T. Hayashida<sup>1</sup>, T. Matsukawa<sup>2</sup>, K. Sakamoto<sup>2</sup>, A. Ogura<sup>2</sup> and M. Masahara<sup>1</sup></i>  <sup>1</sup>Meiji Univ. and <sup>2</sup>AIST (Japan)                      We have investigated threshold voltage (Vth) variability and mobility of n+-poly-Si and PVD-TiN gate FinFETs. Thin PDV-TiN with n+-poly-Si capping is very effective to set a symmetrical Vth for FinFETs without mobility degradations.</p> <p><b>11:35 C-7-2</b>  <b>High-k Metal Gate FinFET SRAM Cell Optimization Considering Variability due to NBTI/PBTI and Surface Orientation</b>  <i>V. P. H. Hu, M. L. Fan, C. Y. Hsieh, P. Su and C. T. Chuang, National Chiao Tung Univ. (Taiwan)</i>                      This paper analyzes the impact of intrinsic process variation and NBTI/PBTI induced time-dependent variations on the stability/variability of 6T high-k metal gate FinFET SRAM cells with various surface orientations. Variability comparisons for FinFET SRAM cells with different gate stacks (SiO2 and SiO2/HfO2) are also examined.</p>	<p><b>D-7: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p>D-7: Nano Photonics (11:15-12:00)                      Chairs: M. Tokushima (AIST)                      S. Saito (Hitachi, Ltd.)</p> <p><b>11:15 D-7-1</b>  <b>InGaAs Nano-Photodiode enhanced by Polarization-Insensitive Surface-Plasmon Antenna</b>  <i>D. Okamoto, J. Fujikata and K. Ohashi, NEC Corp. (Japan)</i>                      We developed an InGaAs nano-photodiode incorporated with a polarization-insensitive ring-type surface-plasmon antenna consisting of gold-based concentric-ring gratings. The antenna enables high quantum efficiency of 80% for any polarization of incident light and wider wavelength.</p> <p><b>11:30 D-7-2</b>  <b>Metallic Nano-Slit Array Lens for Spatial Resolution Improvement of In-vivo CMOS image sensor</b>  <i>K. Sasagawa<sup>1,2</sup>, T. Noda<sup>1</sup>, T. Tokuda<sup>1</sup>, M. S. Islam<sup>3</sup> and J. Ohta<sup>1,2</sup></i>  <sup>1</sup>NAIST, <sup>2</sup>JST-CREST and <sup>3</sup>Univ. of California at Davis (Japan)                      We proposed a metallic nano-slit array lens for implantable in-vivo CMOS image sensor. And the electromagnetic fields were simulated by FDTD method. The results show that the incident angle is limited and the spatial resolution is improved by the structure.</p>	<p><b>E-7: Advanced Memory Technology (Area 4)</b></p> <p>E-7: MRAM (11:15-12:05)                      Chairs: S. Miura (NEC Corp.)                      T. Eshita (Fujitsu Semiconductor Ltd.)</p> <p><b>11:15 E-7-1 (Invited)</b>  <b>Current Status and Future Challenge of Embedded High-speed MRAM</b>  <i>S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, S. Saitoh, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, E. Kariyada, Y. Kato, K. Suemitsu, H. Tani-gawa, K. Kinoshita, S. Miura, N. Ishiwata and T. Sugibayashi, NEC Corp. (Japan)</i>                      The DW-motion MRAM with 2T1MTJ cell structure has been developed. We confirmed its potential to replace conventional embedded memories. Our technology will enable zero standby power consumption SoCs.</p> <p><b>11:45 E-7-2</b>  <b>Phenomenological model for stress and relaxation processes of resistance drift in magnetic tunnel junctions</b>  <i>Y. Kamakura, S. Nakano and K. Taniguchi, Osaka Univ. (Japan)</i>                      A phenomenological model for stress and relaxation processes of resistance drift in AIOx based MTJs is proposed. By using the rheological approach, the model can well reproduce the characteristics observed in various pulsed stress experiments.</p>	<p><b>F-7: Spintronic Materials and Devices (Area 12)</b></p> <p>F-7: Spintronics ( II ) - New Applications - (11:15-12:30)                      Chairs: Y. Ohno (Tohoku Univ.)                      K. Ito (Hitachi, Ltd.)</p> <p><b>11:15 F-7-1 (Invited)</b>  <b>Three-Terminal Spin-Momentum-Transfer Magnetic Memory Element</b>  <i>M. Gaidis, J. Sun, E. O'Sullivan, G. Hu, J. DeBrose, J. Nowak, D. Abraham and P. Trouilloud, IBM (USA)</i>                      SMT MRAM has potential as a nonvolatile memory with speed, density, endurance, and scaling. One can improve performance by separating the reading and writing functions of the device, adding a third terminal to the standard two-terminal device. We present the design and fabrication of the device, and high speed test results showing 1ns switching.</p> <p><b>11:45 F-7-2 (Invited)</b>  <b>Spin dice: Random Number Generator using Current-induced Magnetization Switching in MgO-MTJs</b>  <i>A. Fukushima, T. Seki, K. Yakushiji, H. Kubota, S. Yuasa and K. Ando, AIST (Japan)</i>                      We propose a new type of physical random number generator based on the current induced magnetization switchings in MgO-MTJs, named spin dice. Random numbers are generated by the probabilistic characteristic of the switchings. We fabricate spin dice in a circuit board style, and generate the random numbers at 500 kbit/sec.</p>



## Friday, September 24

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-6: Advanced Circuits and Systems &amp; Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 5)</b></p> <p><b>10:30 G-6-5 (Late News)</b>  <b>A SPICE-based Multi-physics Seamless Simulation Platform for CMOS-MEMS</b>  <i>T. Konishi<sup>1</sup>, S. Maruyama<sup>2</sup>, T. Matsushima<sup>1</sup>, M. Mita<sup>3</sup>, K. Machida<sup>4</sup>, N. Ishihara<sup>1</sup>, K. Masu<sup>1</sup>, H. Fujita<sup>2</sup> and H. Toshiyoshi<sup>2</sup>, <sup>1</sup>NTT Advanced Technology Corp., <sup>2</sup>Univ. of Tokyo, <sup>3</sup>JAXA and <sup>4</sup>Tokyo Tech (Japan)</i>                      We report a SPICE version of such multi-physics solver that is capable of microelectromechanical transient analysis, AC harmonic analysis, and electro-mechanical mixed-signal simulation that can be performed seamlessly with the LSI simulation.</p>	<p><b>H-6: Advanced Interconnect /3-D Integration Science (Area 2)</b></p> <p><b>10:15 I-6-5</b>  <b>Reduced contact resistance and Improved surface morphology for Ohmic Contacts on AlGaIn/GaN based Semiconductors employing KrF Laser Irradiation</b>  <i>G. H. Wang<sup>1</sup>, T. Sudhiranjan<sup>1</sup>, X. Wang<sup>2</sup>, H. Y. Zheng<sup>3</sup>, T. K. Chan<sup>3</sup>, T. Osipowicz<sup>2</sup> and Y. L. Foo<sup>1</sup>, <sup>1</sup>Inst. of Materials Res. And Eng., <sup>2</sup>Singapore Inst. Of Manufacturing Tech. and <sup>3</sup>National Univ. of Singapore (Singapore)</i>                      We employ excimer laser annealing for ohmic contact formation to n or p type GaN. Laser annealing achieved reduced sheet resistance in the contact formed, essential for high performance GaN light emitting diodes (LEDs) and heterostructure field-effect transistors applications. Forward current in LEDs increased due to the reduced contact resistance.</p> <p><b>10:30 I-6-6</b>  <b>Nonequilibrium Carrier Transport Observed in Pnp AlGaIn/GaN HBTs</b>  <i>K. Kumakura and T. Makimoto, NTT Corp. (Japan)</i>                      We found nonequilibrium carrier transports in the nitride-based HBTs. They were ascribed to the high energy carrier injection into the base, and also to the carrier drift motion induced by the electric field inside the base.</p>	<p><b>I-6: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p><b>10:15 J-6-5</b>  <b>Single-electron transport through a Germanium-Nanowire Quantum Dot</b>  <i>S. K. Shin<sup>1,2</sup>, S. Huang<sup>1</sup>, N. Fukata<sup>3</sup> and K. Ishibashi<sup>1,2</sup>, <sup>1</sup>RIKEN, <sup>2</sup>Tokyo Inst. of Tech. and <sup>3</sup>National Inst. for Materials Sci. (Japan)</i>                      Single-electron transistors using an n-type GeNW were fabricated. Pronounced Coulomb peaks with the equidistant spacing in V<sub>g</sub> were observed. While the Coulomb peak heights were varied very much, the dimensions of Coulomb diamonds were identical.</p> <p><b>10:30 J-6-6</b>  <b>A Theoretical Study of Electron Wave Function Penetration Effects on Electron-Modulated-Acoustic-Phonon Interactions in Silicon Nanowire MOSFETs</b>  <i>J. Hattori<sup>1,3</sup>, S. Uno<sup>1,3</sup>, N. Mori<sup>2,3</sup> and K. Nakazato<sup>1</sup>, <sup>1</sup>Nagoya Univ., <sup>2</sup>Osaka Univ. and <sup>3</sup>CREST-JST (Japan)</i>                      We have theoretically studied the interaction between electrons and modulated acoustic phonons in gate biased silicon nanowires with taking into account electron wave function penetration into the oxide layer.</p>	<p><b>J-6: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b></p> <p><b>10:15 K-6-5</b>  <b>High-temperature phosphorous passivation of Si surface for improved heteroepitaxial growth of InAs as an initial step of III-As MOVPE on Si</b>  <i>M. Deura, Y. Kondo, M. Takenaka, S. Takagi, Y. Shimogaki, Y. Nakano and M. Sugiyama, Univ. of Tokyo (Japan)</i>                      We investigated the annealing effect on InAs growth, annealed in group-V gas ambient at much higher temperature than that during growth and the protection effect of group-V atoms during annealing in terms of surface contamination.</p> <p><b>10:30 K-6-6</b>  <b>Growth of InAs Quantum Dots with Various Charged States on a Wafer Utilizing Concentric Distribution</b>  <i>N. Kumagai<sup>1</sup>, S. Ohkouchi<sup>1</sup>, M. Shirane<sup>1,2</sup>, Y. Igarashi<sup>1,2</sup>, M. Nomura<sup>1</sup>, Y. Ota<sup>1</sup>, S. Yorozu<sup>1,2</sup>, S. Iwamoto<sup>1</sup> and Y. Arakawa<sup>1</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>NEC Corp. (Japan)</i>                      Using concentric distribution of QD density on a wafer, we obtain a series of QDs with charged excitonic states from positive to negative via neutral states at a time. As a result, we succeed in growth of InAs QDs with selectively charged states on a same wafer by only Si doping.</p>		
<b>Coffee Break (2F FORUM)</b>					
<p><b>G-7: Advanced Circuits and Systems (Area 5)</b></p> <p>G-7: Data Converter Circuits                      (11:15-12:30)                      Chairs: M. Horiguchi (Renesas Electronics, Corp.)                      T. Koide (Hiroshima Univ.)</p> <p><b>11:15 G-7-1</b>  <b>Qpix v.1: A high speed 400-pixels readout LSI with 10-bit 10MSps pixel ADCs</b>  <i>F. Li, V. M. Khoa, M. Miyahara and A. Matsuzawa, Tokyo Tech (Japan)</i>                      Qpix v.1 has been developed to realize large area applications and to increase the basic performance. It possesses 400 pixels and compact readout structure to guarantee that all stored data in the pixels can be read out in 2.6 μs in parallel mode and 54 μs in serial mode.</p> <p><b>11:35 G-7-2</b>  <b>A 0.5V 1.4mW 750MHz 10b CMOS Current Steering DAC</b>  <i>N. Shimasaki, R. Ito, M. Miyahara and A. Matsuzawa, Tokyo Tech (Japan)</i>                      An ultra-low voltage and power of 0.5 V and 1.4 mW, yet high speed of 750 MHz CMOS 10 bit current DAC has been developed using digital feedback technique and forward body biasing.</p>	<p><b>H-7: Advanced Interconnect /3-D Integration Science (Area 2)</b></p> <p>H-7: 3D Interconnect                      (11:15-12:25)                      Chairs: J. Gambino (IBM)                      J. Kodate (NTT)</p> <p><b>11:15 H-7-1 (Invited)</b>  <b>3D Integration Technology and 3D System-on-a-Chip</b>  <i>M. Koyanagi, Tohoku Univ. (Japan)</i>                      A 3D super-chip integration technology using the reconfigured wafer-to-wafer bonding and multichip-to-wafer bonding is presented. In addition, new 3D-SoCs such as a 3D microprocessor, 3D-stacked image processor and 3D dependable SoC are discussed.</p> <p><b>11:45 H-7-2</b>  <b>Evaluation of Copper Diffusion in Thinned Wafer with Extrinsic Gettering for 3D-LSI by Capacitance-Time(C-t) measurement</b>  <i>J. C. Bea, K. W. Lee, M. Murugesan, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku Univ. (Japan)</i>                      The effects of extrinsic gettering(EG) layers formed on p/p- wafers and p/p+ wafers by backside grinding and the following chemical mechanical polishing(CMP), dry polishing(DP) and ultrapolishing(UPG) methods against metallic contamination induced has been investigated.</p>	<p><b>I-7: Compound Semiconductor Electron Devices and Related Technologies (Area 6)</b></p> <p>I-7: Processing and interface technologies                      (11:15-12:30)                      Chairs: K. S. Seo (Seoul National Univ.)                      K. Kumakura (NTT Corp.)</p> <p><b>11:15 I-7-1</b>  <b>Deep level characterization of MOVPE-grown AlGaIn with high Al compositions</b>  <i>S. Okuzaki<sup>1</sup>, K. Sugawara<sup>1</sup>, H. Taketomi<sup>2</sup>, H. Miyake<sup>2</sup>, K. Hiramatsu<sup>2</sup> and T. Hashizume<sup>1</sup>, <sup>1</sup>Hokkaido Univ. and <sup>2</sup>Mie Univ. (Japan)</i>                      We investigate Schottky interface properties and deep levels of Al<sub>x</sub>Ga<sub>1-x</sub>In with a wide range of Al composition (0.25&lt;x&lt;0.60) by using X-ray photoelectron spectroscopy (XPS), I-V, C-V, and deep level transient spectroscopy (DLTS).</p> <p><b>11:30 I-7-2</b>  <b>Direct Liquid Cooling Technology for Power Semiconductor Devices</b>  <i>N. Otsuka, S. Nagai, M. Yanagihara, Y. Uemoto and J. Ueda, Panasonic Corp. (Japan)</i>                      We first demonstrate the reduction of junction temperatures in direct liquid cooling (DLC) of GaN power devices for high power and high voltage switching applications. In the DLC structure, junction temperature reductions of up to 55K or 100% higher power levels were demonstrated, and the thermal resistance was reduced as much as 32%.</p>	<p><b>J-7: Application of Nanotubes, Nanowires, and Graphene (Area 13)</b></p> <p>J-7: Nanowire Growth and Applications                      (11:15-12:30)                      Chairs: N. Aoki (Chiba Univ.)                      K. Tateno (NTT Corp.)</p> <p><b>11:15 J-7-1</b>  <b>Al-doped Zinc Oxide Field Emitter Array Controlled by High-Voltage Poly-Si Thin Film Transistor</b>  <i>P. Y. Yang<sup>1</sup>, J. L. Wang<sup>2</sup>, W. C. Tsai<sup>3</sup>, S. J. Wang<sup>3</sup>, J. C. Lin<sup>4</sup>, I. C. Lee<sup>4</sup>, C. T. Chang<sup>1</sup> and H. C. Cheng<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Ming Chi Univ. of Technology, <sup>3</sup>National Cheng Kung Univ. and <sup>4</sup>St. John's Univ. (Taiwan)</i>                      The hydrothermally grown Al-doped ZnO nanowires were controlled by high-voltage poly-Si thin film transistor to improve the anode current stability of field emitter.</p> <p><b>11:30 J-7-2</b>  <b>Nanoarchitecture Light Emitting Diode Microarrays Using Position-Controlled GaN/ZnO Coaxial Nanotube Heterostructures</b>  <i>C. H. Lee<sup>1,2</sup>, J. Yoo<sup>1,2</sup>, Y. J. Hong<sup>1,2</sup>, J. Cho<sup>1</sup>, Y. J. Kim<sup>1,2</sup>, S. R. Jeon<sup>3</sup>, J. H. Baik<sup>3</sup> and G. C. Yi<sup>1</sup>, <sup>1</sup>Seoul National Univ., <sup>2</sup>POSTECH and <sup>3</sup>Korea Photonics Tech. Inst. (Korea)</i>                      We studied the fabrication and electroluminescent characteristics of GaN-based nanoarchitecture light emitting diode (LED) microarrays consisting of position-controlled GaN/ZnO coaxial nanotube heterostructures. The nanoarchitecture LEDs exhibited strong green and blue emission from the GaN/GaN/In<sub>x</sub>Ga<sub>1-x</sub>N multi-quantum wells at room temperature.</p>	<p><b>K-7: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p>K-7: Growth and Characterization of Nitrides                      (11:15-12:30)                      Chairs: T. Iwai (Fujitsu Labs. Ltd.)                      M. Takahashi (JAEA)</p> <p><b>11:15 K-7-1 (Invited)</b>  <b>Droplet elimination process by radical beam irradiation for the growth of InN-based III-nitrides and its application to device structure</b>  <i>T. Yamaguchi and Y. Nanishi, <sup>1</sup>Ritsumeikan Univ. and <sup>2</sup>Seoul National Univ. (Japan)</i>                      A new method, named droplet elimination by radical beam irradiation (DERI), is proposed for the reproducible growth of high-quality InN. This method is also applied to the growth of Mg-doped InN and undoped InGaIn toward the application to device structure.</p> <p><b>11:45 K-7-2</b>  <b>Reduction of S-parameter by the Introduction of Nitrogen in GaNAs: Positron Annihilation and Its Comparative Study with Photoluminescence Spectroscopy</b>  <i>H. Nakamoto<sup>1</sup>, F. Ishikawa<sup>1</sup>, M. Kondow<sup>1</sup>, Y. Ohshima<sup>1</sup>, A. Yabuchi<sup>1</sup>, M. Mizuno<sup>1</sup>, H. Araki<sup>1</sup> and Y. Shirai<sup>2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Kyoto Univ. (Japan)</i>                      The introduction of nitrogen into GaNAs reduces S-parameter compared to GaAs and that was further lowered by annealing. That suggests the possibility of correlation between carrier localization and the positron annihilation process.</p>	



# Friday, September 24

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-7: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>11:45 A-7-3</b>  <b>Bias-temperature-instability and thermal anneal effects of organic thin-film transistors</b>  <i>P. H. Chen<sup>1</sup>, P. Y. Lo<sup>1,2</sup>, T. S. Hu<sup>2</sup> and P. W. Li<sup>1</sup>,<sup>1</sup>National Central Univ. and <sup>2</sup>Indus. Tech. Res. Inst. (Taiwan)</i>                      Top-gate organic thin film transistors were fabricated and characterized in a temperature range of 300-370 K. In addition to thermally activated charge trapping and ion drift mechanisms, the trap numbers elimination at the P3HT/PVP and the dopant deactivation or bipolaron formation in P3HT are also possible origin for OTFTs instability.</p> <p><b>12:00 A-7-4</b>  <b>Transport Mechanism at the First-layered Pentacene Grains and Grain Boundaries</b>  <i>Y. HU<sup>1,2</sup>, L. WANG<sup>1</sup>, Q. QI<sup>1</sup> and C. JIANG<sup>1</sup>,<sup>1</sup>National Center for Nanoscience and Tech. and <sup>2</sup>Chinese Academy of Sci. (China)</i>                      We have performed both experimental and theoretical researches of transport mechanism in first layer grains and grain boundaries of the pentacene films and found that the grain boundary model is valid both in grain size dependent and temperature dependent mobility experiments.</p>	<p><b>B-7: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p><b>12:05 B-7-3</b>  <b>Contribution of Carbon to Growth of Boron-Containing Cluster in Heavily B-doped Silicon</b>  <i>H. Itokawa<sup>1,2</sup>, A. Ohta<sup>2</sup>, M. Ikeda<sup>2</sup>, I. Mizushima<sup>1</sup> and S. Miyazaki<sup>2</sup>,<sup>1</sup>Toshiba Corp. and <sup>2</sup>Hiroshima Univ. (Japan)</i>                      It is well-known that substitutional C atoms can capture excess self-interstitial Si atoms and suppress the diffusion of ion-implanted interstitial-type dopants such as B in Si. In the case of B concentration as much as <math>1 \times 10^{21}</math> cm<sup>-3</sup>, the B activation ratio in Si is decreased with C incorporation.</p>	<p><b>C-7: CMOS Devices / Device Physics (Area 3)</b></p> <p><b>11:55 C-7-3</b>  <b>Advantage of Plasma Doping for Source/Drain Extension in Bulk-FinFET</b>  <i>T. Izumida, K. Okano, T. Kanemura, M. Kondo, S. Inaba, S. Itoh, N. Aoki and Y. Toyoshima, Toshiba Corp. (Japan)</i>                      We demonstrate the efficiency of plasma doping on the fabrication of a bulk-FinFET, showing detailed boron distributions in a narrow fin region analyzed by atom-probe tomography and SIMS, and device characteristics calculated by 3D simulations.</p> <p><b>12:15 C-7-4</b>  <b>FinFETs Junctions Optimization by Conventional Ion Implantation for (Sub-)22nm Technology Nodes Circuit Applications</b>  <i>A. Veloso, A. De Keersgieter, S. Brus, N. Horiguchi, P. P. Absil and T. Hoffmann, IMEC (Belgium)</i>                      This work demonstrates a junctions formation methodology for aggressively scaled FinFET devices, using conventional ion implantation, and compatible with dense pitches applications, without penalty in RSD nor device performance, and yielding higher SRAM SNM values.</p>	<p><b>D-7: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>11:45 D-7-3</b>  <b>Enhanced Sensitivity of SOI Photodiode by Au Nanoparticles</b>  <i>Y. Matsuo, A. Ono, H. Satoh and H. Inokawa, Shizuoka Univ. (Japan)</i>                      We demonstrated the enhancement of the quantum efficiency of SOI photodiode with Au nanoparticles. The enhancement mechanism is explained by the increment of the effective path in SOI due to the scattering and the multiple reflections.</p>	<p><b>E-7: Advanced Memory Technology (Area 4)</b></p>	<p><b>F-7: Spintronic Materials and Devices (Area 12)</b></p> <p><b>12:15 F-7-3</b>  <b>High-speed MRAM Random Number Generator using Error-Correcting Code</b>  <i>T. Tetsufumi, N. Shimomura, S. Ikegawa, M. Matsu-moto, S. Fujita and H. Yoda, Toshiba Corp. (Japan)</i>                      A high speed random number generator (RNG) circuits based on magnetoresistive-random-access-memory (MRAM) using error-correcting coding (ECC) post-processing circuits is presented. It is shown that this post-processing block can be shared with conventional memory ECC block and powerfully improves the quality of randomness with minimum overhead.</p>
<b>12:30-13:30 Lunch</b>					
<p><b>A-8: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p>A-8: Organic Transistors and Device Fabrication I (13:30-15:00)                      Chairs: H. Usui (Tokyo Univ. of Agri. &amp; Tech.)                      M. Yoshida (AIST)</p>	<p><b>C-8: Advanced Si Processing &amp; Materials Science (Area 1) &amp; CMOS Devices / Device Physics (Area 3)</b></p> <p>C-8: Gate-Insulator Reliability (13:30-15:10)                      Chairs: B. Doris (IBM)                      B. H. Lee (GIST)</p>	<p><b>D-8: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p>D-8: Si Photonics (1) (13:30-15:15)                      Chairs: H. Isshiki (The Univ. of Electro-Communications)                      N. Iizuka (Toshiba Corp.)</p>	<p><b>E-8: Advanced Memory Technology (Area 4)</b></p> <p>E-8: PRAM/ReRAM (13:30-15:15)                      Chairs: Y. C. Chen (Macronix International Co., Ltd.)                      M. Moniwa (Renesas Electronics Corp.)</p>	<p><b>F-8: Spintronic Materials and Devices (Area 12)</b></p> <p>F-8: Spintronics ( III ) - Semiconductors - (13:30-15:15)                      Chairs: M. Yamamoto (Hokkaido Univ.)                      S. Kuroda (Univ. of Tsukuba)</p>	
<p><b>13:30 A-8-1 (Invited)</b>  <b>Materials and Processes for Air-Stable n-Channel Organic Transistors</b>  <i>J. H. Oh<sup>1,2</sup> and Z. Bao<sup>1</sup>,<sup>1</sup>Stanford Univ. and <sup>2</sup>UNIST (USA)</i>                      Recently, there has been a remarkable progress in the molecular design, device performance and stability for n-channel OTFTs. Herein we report recent progress in materials design and processes for high-performance air-stable n-channel OTFTs, mainly focusing on the development of most-commonly used n-channel semiconductors, i.e., perylene diimide (PDI) and naphthalene diimide (NDI) derivatives.</p>	<p><b>13:30 C-8-1</b>  <b>Using Power Transform to Study DC and AC CHC Effects on nMOSFETs in 65 nm Technology</b>  <i>S. Y. Chen<sup>1</sup>, C. H. Tu<sup>1</sup>, M. X. Wu<sup>1</sup>, H. S. Huang<sup>1</sup>, Z. W. Jhou<sup>2</sup>, S. Chou<sup>2</sup> and J. Ko<sup>2</sup>,<sup>1</sup>National Taipei Univ. of Tech. and <sup>2</sup>United Microelectronics Corp. (Taiwan)</i>                      For the first time, this article is to use power transform to describe nMOSFET degradation due to DC and AC CHC stress. The power transform model is a function of voltage (<math>V_b, V_g-V_s</math>), current (<math>I_b, I_g</math>), and temperature (T). All the results show that the power transform model can well fit the experimental data of DC and AC CHC stress.</p>	<p><b>13:30 D-8-1 (Invited)</b>  <b>Nanophotonic On-Chip Interconnection Networks for Energy-Performance Optimized Computing</b>  <i>A. Biberman and K. Bergman, Columbia Univ. (USA)</i>                      Much recent progress in silicon nanophotonic technology has enabled the prospect of high-performance nanophotonic networks-on-chip (NoCs), which have become very attractive solutions to the growing bandwidth and power consumption challenges of future high-performance chip multiprocessors.</p>	<p><b>13:30 E-8-1 (Invited)</b>  <b>A Survey of Cross Point Phase Change Memory Technologies</b>  <i>D. Kau, Intel Corp. (USA)</i>                      Among the recent advances in phase change memory and the integrated selector, stackable thin-film cross point memory delivers the densest array, therefore the most compact die size. Combining its attributes in cost, performance and reliability, cross point phase change technologies stimulate potential opportunities in computing memory hierarchy.</p>	<p><b>13:30 F-8-1 (Invited)</b>  <b>Magnetic anisotropy of GaMnAs and its application for multi-valued memory device</b>  <i>S. Lee<sup>1</sup>, T. Yoo<sup>1</sup>, S. Khym<sup>1</sup>, H. Lee<sup>1</sup>, S. Lee<sup>1</sup>, S. Kim<sup>1</sup>, J. Shin<sup>1</sup>, X. Liu<sup>2</sup> and J. K. Furdyna<sup>2</sup>,<sup>1</sup>Korea Univ. and <sup>2</sup>Univ. of Notre Dame (Korea)</i>                      We present investigation interesting magnetic anisotropy properties and realization of four resistance states in single layer of GaMnAs film. We demonstrate such four resistance states can be used for a quaternary memory device.</p>	

## Friday, September 24

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>Area 5: Advanced Circuits and Systems</b></p> <p><b>11:55 G-7-3</b>  <b>Low-Complexity Time-Domain Winner-Take-All Circuit with High Time-Difference Resolution Limited only by With-In-Die Variation</b>  <i>M. Yasuda, T. Ansari, W. Imafuku, A. Kawabata, T. Koide and H. J. Mattausch, Hiroshima Univ. (Japan)</i>                      The time-domain Winner-Take-All (WTA) circuit detects the first arriving signal and determines the winner. In this paper, a time-domain WTA circuit with high time-difference resolution limited only by with-in-die variation is developed.</p> <p><b>12:15 G-7-4 (Late News)</b>  <b>3.6-Times Higher Acceptable Raw Bit Error Rate, 97% Lower-Power, NV-RAM &amp; NAND-Integrated Solid-State Drives (SSDs) with Adaptive Codeword ECC</b>  <i>M. Fukuda, K. Higuchi, S. Tanakamaru and K. Takeuchi, Univ. of Tokyo (Japan)</i>                      An adaptive codeword ECC is proposed for NV-RAM/NAND integrated SSDs. The acceptable raw bit error rate before ECC of NV-RAM and NAND increases by 3.6-times. The 10Gbps high-speed write is achieved with 97% power reduction.</p>	<p><b>Area 2: Advanced Interconnect /3-D Integration Science</b></p> <p><b>12:05 H-7-3</b>  <b>Through Silicon Photonic Via with Si core for Low loss and High Density Vertical Optical Interconnection in 3D-LSI</b>  <i>A. Noriki, K. W. Lee, J. Bea, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku Univ. (Japan)</i>                      We proposed through-Si photonic via with Si core (TSPV) for low-loss and high-density vertical optical interconnection in 3D-LSI. We confirmed light confinement of the TSPV and showed feasibility of very fine TSPV by 2D-FDTD simulation.</p>	<p><b>Area 6: Compound Semiconductor Electron Devices and Related Technologies</b></p> <p><b>11:45 I-7-3</b>  <b>Impact of Interface States and Bulk Carrier Lifetime on Photocapacitance of Metal/Insulator/GaN Structure</b>  <i>P. Bidzinski<sup>1</sup>, M. Miczek<sup>1</sup>, B. Admowicz<sup>1</sup>, C. Mizue<sup>2</sup> and T. Hashizume<sup>2</sup>, <sup>1</sup>Silesian Univ. of Tech. and <sup>2</sup>Hokkaido Univ. (Poland)</i>                      The capacitance of a metal/insulator/GaN ultraviolet detector has been calculated versus the light excitation intensity and the gate voltage. The influence of the interface states and bulk carrier lifetime on the photodetector characteristics has been discussed and the calculation results have been compared with experimental data.</p> <p><b>12:00 I-7-4</b>  <b>Quantum Efficiency of H<sub>2</sub> Generation by Water Decomposition Using p-GaN Photoelectrode</b>  <i>T. Shimazaki<sup>1</sup>, N. Kobayashi<sup>1</sup>, M. Kako<sup>1</sup>, J. Yamamoto<sup>2</sup>, Y. Ban<sup>2</sup> and K. Matsumoto<sup>2</sup>, <sup>1</sup>Univ. of Electro-Communications and <sup>2</sup>TNEMC Ltd. (Japan)</i>                      About the p-GaN photoelectrode, the basic characteristics for the quantum efficiency of hydrogen generation and its dependence on pH are reported on the basis of the gas chromatography measurement of generated hydrogen.</p> <p><b>12:15 I-7-5</b>  <b>New Stacked MIM Capacitors with a Side-contact Formation Technology</b>  <i>T. Tsutsumi, S. Sugitani, K. Nishimura and M. Ida, NTT Corp. (Japan)</i>                      We proposed new stacked MIM capacitors with electrical side-contacts, which enable to be fabricated with very few masks and a short turn-around time. We successfully fabricated five-layer stacked MIM capacitor and increase capacitance density from 0.30 fF/μm<sup>2</sup> to 1.51 fF/μm<sup>2</sup>.</p>	<p><b>Area 13: Application of Nanotubes, Nanowires, and Graphene</b></p> <p><b>11:45 J-7-3</b>  <b>Electrical Characterization of InGaAs nanowire MISFETs Fabricated by Dielectric-first Process</b>  <i>Y. Kohashi<sup>1</sup>, T. Sato<sup>1</sup>, K. Tomioka<sup>1,2</sup>, S. Hara<sup>1</sup>, T. Fukui<sup>1</sup> and J. Motohisa<sup>1</sup>, <sup>1</sup>Hokkaido Univ. and <sup>2</sup>JST-PRESTO (Japan)</i>                      We attempted gate-dielectric-first process to fabricate MISFETs using single InGaAs nanowires formed by selective-area MOVPE. We obtained improved maximum drain current as compared to our previous nanowire FETs.</p> <p><b>12:00 J-7-4</b>  <b>Lateral GaAs nanowires with triangular and trapezoidal cross-sections grown on (311)B and (001) substrates</b>  <i>G. Zhang, K. Tateno, H. Gotoh and T. Sogawa, NTT Corp. (Japan)</i>                      The cross-sectional shape of lateral nanowires can be varied by using substrates with different orientations. Lateral nanowires with triangular and trapezoidal cross-sections were grown on (311)B and (001) substrates.</p> <p><b>12:15 J-7-5</b>  <b>C-V Characteristics and Analysis of Undoped Gate-All-Around Nanowire FET Array</b>  <i>R. H. Baek<sup>1</sup>, C. K. Baek<sup>2</sup>, S. H. Lee<sup>1</sup>, S. D. Suk<sup>3</sup>, M. Li<sup>3</sup>, Y. Y. Yeoh<sup>3</sup>, K. H. Yeo<sup>3</sup>, D. W. Kim<sup>3</sup>, J. S. Lee<sup>1,4</sup>, D. M. Kim<sup>2</sup> and Y. H. Jeong<sup>1,4</sup>, <sup>1</sup>POSTECH, <sup>2</sup>Korea Institute for Advanced Study (KIAS), <sup>3</sup>Samsung Electronics Company and <sup>4</sup>National Center for Nanomaterials and Technology (NCNT) (Korea)</i>                      We analyzed the effect of undoped and floating channel on the nanowire C-V curves and extracted accurate inversion charge and mobility. The measured data were compared extensively with conventional planar MOS capacitor data.</p>	<p><b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b></p> <p><b>12:00 K-7-3</b>  <b>Nucleus and Spiral Growth of GaN Studied by Selective-Area Metalorganic Vapor Phase Epitaxy</b>  <i>T. Akasaka, Y. Kobayashi and M. Kasu, NTT Corp. (Japan)</i>                      We have fabricated step-free GaN surfaces with a diameter up to 50 microns by selective-area metalorganic vapor phase epitaxy. We also discuss the mechanism of both nucleus and spiral growth of GaN in detail.</p> <p><b>12:15 K-7-4</b>  <b>Enhanced optical characteristics of light-emitting-diode by localized surface plasmon of Ag/SiO<sub>2</sub> nanoparticles</b>  <i>L. W. Jang<sup>1</sup>, T. Sahoo<sup>1</sup>, D. S. Jo<sup>1</sup>, J. W. Yoo<sup>1</sup>, J. W. Jeon<sup>1</sup>, S. M. Li<sup>2</sup>, Y. H. Cho<sup>2</sup> and I. H. Lee<sup>1</sup>, <sup>1</sup>Chonbuk National Univ. and <sup>2</sup>KAIST (Korea)</i>                      We investigated the localized surface plasmon coupling behavior in LED by Ag/SiO<sub>2</sub> nanoparticles. The PL intensity of Ag/SiO<sub>2</sub> coated sample was enhanced by 50 % due to the energy coupling between MQW-SP of Ag/SiO<sub>2</sub>.</p>	
<b>12:30-13:30 Lunch</b>					
<p><b>G-8: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b></p> <p>G-8: Bio nanofusion Technologies (13:30-15:00)                      Chairs: J. Ohta (NAIST)                      M. Sasaki (Toyota Technological Inst.)</p> <p><b>13:30 G-8-1 (Invited)</b>  <b>Novel Quantum Effect Devices realized by Fusion of Bio-template and Defect-Free Neutral Beam Etching</b>  <i>S. Samukawa<sup>1,2</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>JST (Japan)</i>                      A 2D Si ND array with a high-density and well-ordered arrangement could be fabricated by using bio-template and damage-free Cl neutral beam etching. In this structure, the controllable band gap energy (from 2.2eV to 1.4eV) and high photon absorption coefficient (&gt;10<sup>5</sup> cm<sup>-1</sup>) could be obtained at RT by controlling the Si-ND structure.</p>	<p><b>H-8: Advanced Interconnect /3-D Integration Science (Area 2)</b></p> <p>H-8: 3D Integration (13:30-14:55)                      Chairs: T. Fukushima (Tohoku Univ.)                      G. Beyer (IMEC)</p> <p><b>13:30 H-8-1 (Invited)</b>  <b>Low temperature bonding for 3D integration</b>  <i>T. Suga, Univ. of Tokyo (Japan)</i></p>	<p><b>I-8: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b></p> <p>I-8: Crystalline and Thin Film Silicon Solar Cell ( I ) (13:30-15:15)                      Chairs: G. Coletti (ECW Solar Energy)                      A. Masuda (AIST)</p> <p><b>13:30 I-8-1 (Invited)</b>  <b>Crystalline Silicon Solar Cells, Thinner the Better</b>  <i>Y. Hayashi<sup>1,2</sup>, <sup>1</sup>AIST and <sup>2</sup>Univ. of Tsukuba (Japan)</i>                      Historical trajectory of research and development of the very and ultra thin cSi solar cell/module was reviewed. According to theoretical and experimental reports, more than 20% efficiency with about 10 micro-meter thick cell is one of future targets.</p>	<p><b>K-8: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p>K-8: Si and Ge-based materials and devices (13:30-15:00)                      Chairs: H. Hibino (NTT Basic Res. Lab.)                      A. Yamada (Tokyo Tech)</p> <p><b>13:30 K-8-1</b>  <b>Very high mobility 2D holes in strained Ge quantum well epilayers grown by Reduced Pressure Chemical Vapor Deposition</b>  <i>M. Myronov<sup>1</sup>, K. Sawano<sup>2</sup>, D. R. Leadley<sup>1</sup> and Y. Shiraki<sup>2</sup>, <sup>1</sup>Univ. of Warwick and <sup>2</sup>Tokyo City Univ. (UK)</i>                      For the first time, we report a very high 2DHG mobility obtained in compressive strained Ge QW epilayers grown on SiGe/Si(100) virtual substrate by an industrial type RP-CVD technique.</p>		

# Friday, September 24

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-8: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>14:00 A-8-2</b>  <b>3 V-driven flexible organic transistors with mobility exceeding 2 cm<sup>2</sup>/Vs</b>  <i>K. Fukuda<sup>1</sup>, N. Uchiyama<sup>1</sup>, T. Sekitani<sup>1</sup>, U. Zschieschang<sup>1</sup>, H. Klauk<sup>2</sup>, T. Yamamoto<sup>1</sup>, K. Takimiya<sup>1</sup> and T. Someya<sup>1</sup>, <sup>1</sup>Tokyo Univ., <sup>2</sup>Max Planck Inst. and <sup>3</sup>Hiroshima Univ. (Japan)</i>                      We fabricated organic TFTs using DNNT as p-type semiconductors and phosphonic acid self-assembled monolayers (SAMs) as gate insulators, and optimized the transistor characteristics by changing the alkyl chain length of the SAMs.</p> <p><b>14:15 A-8-3</b>  <b>Different interfacial carrier behaviors between <math>\alpha</math>-NPD and pentacene double-layer device with a polyimide blocking-layer by time-resolved optical second harmonic generation</b>  <i>L. Zhang, D. Taguchi, J. Li, T. Manaka and M. Iwamoto, Tokyo Tech (Japan)</i>                      The paper reports totally different carrier behaviors in <math>\alpha</math>-NPD and pentacene layer in a double-layer structure by using time-resolved second harmonic generation techniques.</p> <p><b>14:30 A-8-4</b>  <b>Megahertz Operation of Rectifier Circuits using Pentacene Thin-Film Transistors</b>  <i>M. Kitamura and Y. Arakawa, Tokyo Univ. (Japan)</i>                      We report on rectification properties of pentacene transistor diodes. The transistor diodes successfully rectify an AC voltage at a frequency above 1 MHz into a DC voltage without decrease in the output voltage.</p> <p><b>14:45 A-8-5</b>  <b>Realization of Pentacene-based Thin Film Transistor Arrays for Large-area Organic Electronics Being Compatible with the Roll-to-Roll Manufacturing Technique</b>  <i>L. Wang<sup>1,2</sup>, D. Li<sup>1</sup> and C. Jiang<sup>1</sup>, <sup>1</sup>National Center for Nanoscience and Tech. and <sup>2</sup>Chinese Academy of Sci. (China)</i>                      In this work a vacuum thermal evaporation (VTE) is extended to a VTE-roller method that may be compatible with a roll-to-roll manufacturing technique. We show that the technique combines high uniformity with excellent performance of the deposited arrays of OTFTs on large areas.</p>		<p><b>C-8: Advanced Si Processing &amp; Materials Science (Area 1)&amp; : CMOS Devices / Device Physics (Area 3)</b></p> <p><b>13:50 C-8-2</b>  <b>Effect of Hot-Carrier Stress on the Recoverable and Permanent Components of Negative-Bias Temperature Instability</b>  <i>T. J. J. Ho<sup>1</sup>, D. S. Ang<sup>1</sup> and C. M. Ng<sup>2</sup>, <sup>1</sup>Nanyang Tech. Univ. and <sup>2</sup>GLOBALFOUNDRIES Singapore Pte. Ltd. (Singapore)</i>                      Channel hot-hole stressing is found to reduce the apparent recoverable component of NBTI under 0-V recovery. Results show that this is a consequence of an increase in the density of deep-level hole traps.</p> <p><b>14:10 C-8-3</b>  <b>Effect of Positive Gate Stressing on the Recoverable Component of Negative-Bias Temperature Instability</b>  <i>A. A. Boo<sup>1</sup>, D. S. Ang<sup>1</sup>, Z. Q. Teo<sup>1</sup> and C. M. Ng<sup>2</sup>, <sup>1</sup>Nanyang Tech. Univ. and <sup>2</sup>GLOBALFOUNDRIES Singapore Pte. Ltd. (Singapore)</i>                      Positive gate stressing of the p-MOSFET is found to reduce the recoverable component (R) of NBTI. This finding contradicts a current viewpoint which ascribes R to pre-existing and/or high-field induced oxide trap generation.</p> <p><b>14:30 C-8-4</b>  <b>Investigation of Recovery Effects on Degraded pMOSFETs of 65 nm Technology with Different Annealing Temperatures</b>  <i>S. Y. Chen<sup>1</sup>, C. H. Tu<sup>1</sup>, Y. F. Chen<sup>1</sup>, H. S. Huang<sup>1</sup>, Z. W. Jhou<sup>1</sup>, S. Chou<sup>1</sup> and J. Ko<sup>2</sup>, <sup>1</sup>National Taipei Univ. of Tech. and <sup>2</sup>United Microelectronics Corp. (Taiwan)</i>                      This study shows that CHC and NBTI-induced Nit can be largely recovered after annealing. It is considered that only reaction mode occurs during the degradation and recovery phases, minor or no diffusion mode has occurred.</p> <p><b>14:50 C-8-5</b>  <b>Gate Leakage Current Reduction in Two-Step Processed High-k Dielectrics for Low Power Applications</b>  <i>G. Bersuker<sup>1</sup>, D. Heh<sup>1</sup>, J. Huang<sup>1</sup>, C.S. Park<sup>1</sup>, A. Padovani<sup>2</sup>, L. Larcher<sup>2</sup>, P. D. Kirsch<sup>1</sup> and R. Jammy<sup>1</sup>, <sup>1</sup>SEMATECH and <sup>2</sup>Università di Modena e Reggio Emilia (USA)</i>                      Reduction of the gate leakage current in nMOS high-k devices is demonstrated by an engineered two-step deposited HF-based high-k dielectric film. The electrical characteristics and reliability of the devices fabricated using the proposed two-step and conventional one-step high-k gate stacks are shown to be comparable.</p>	<p><b>D-8: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>14:00 D-8-2</b>  <b>Loss Measurement of Multiple Layer a-Si Waveguides toward 3D Si-Optical Circuits</b>  <i>J. H. Kang, K. Inoue, Y. Atsumi, N. Nishiyama and S. Arai, Tokyo Tech (Japan)</i>                      The relationship between the propagation loss and surface roughness in multilayered a-Si waveguides has been investigated. The propagation loss was significantly affected by the top-surface roughness rather than the material absorption of a-Si.</p> <p><b>14:15 D-8-3</b>  <b>Analysis of Vertically Stacked Structures of 2D PC Cavity and Amorphous-Silicon-Wire Waveguide with Low-Refractive-Index Material Cladding</b>  <i>T. Yamada<sup>1,2</sup>, M. Okano<sup>2</sup>, Y. Sakakibara<sup>2</sup>, T. Kamei<sup>2</sup>, J. Sugisaka<sup>1,2</sup>, N. Yamamoto<sup>2</sup>, M. Itoh<sup>1</sup>, T. Sugaya<sup>1</sup>, K. Komori<sup>2</sup> and M. Mori<sup>2</sup>, <sup>1</sup>Univ. of Tsukuba and <sup>2</sup>AIST (Japan)</i>                      We proposed and theoretically investigated a highly-efficient light-extraction means from a 2D PC cavity to a silicon-wire waveguide with low-refractive-index material cladding. The high light-extraction efficiency over 90% is achieved.</p> <p><b>14:30 D-8-4</b>  <b>Polarization-independent 5.4-ns Group Delay for Entire C-band by Integrated Delay Line of Si Rib Waveguide</b>  <i>M. Tokushima, T. Chu, A. Kamei and T. Horikawa, AIST (Japan)</i>                      We report, to the best of our knowledge, the longest polarization-independent group delay of 5.4 ns measured with a Si rib waveguide for the entire C-band of photonic telecommunication wavelengths so far. It is suggested that the rib waveguide has a great potential for integrated delay lines applicable to photonic telecommunication subsystems.</p> <p><b>14:45 D-8-5</b>  <b>Bandgap Control Using Strained Beam Structures for Si-Based Photonic Devices</b>  <i>K. Yoshimoto, R. Suzuki, Y. Ishikawa and K. Wada, Univ. of Tokyo (Japan)</i>                      We propose method to control bandgap using Si micro-beam structure, and got significant bandgap change (70.2eV) by inducing mechanical stress on it. This amount of strain (71.5%) cannot be achieved by previous methods.</p> <p><b>15:00 D-8-6</b>  <b>Strained SiGe-on-Si beam for tunable near-infrared light emission</b>  <i>R. Suzuki<sup>1</sup>, K. Yoshimoto, L. Décosterd<sup>1,2</sup>, Y. Ishikawa<sup>1</sup> and K. Wada, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>Ecole Polytechnique Fédérale de Lausanne (Japan)</i>                      We propose a method to control the wavelength of near-infrared light emission from a beam-shaped germanium-rich SiGe by applying mechanical stress. Photoluminescence spectra show a bandgap narrowing under external stress, indicating a tunability of emission wavelength by applying a mechanical stress.</p>	<p><b>E-8: Advanced Memory Technology (Area 4)</b></p> <p><b>14:00 E-8-2</b>  <b>A SiO<sub>2</sub> Nano-thermal Unipolar 0T-1R ReRAM Device with Built-in Diode Isolation</b>  <i>K. P.Chang, H. T. Lue, K. Y. Hsieh and C. Y. Lu, Macronix Int'l Co., Ltd. (Taiwan)</i>                      Unipolar ReRAM devices using SiO<sub>2</sub> as the storage node and an in-situ formed diode as the isolation device are studied. The extremely simple process promises potential for very low cost high-density storage.</p> <p><b>14:20 E-8-3</b>  <b>Resistive Switching Device for Neuromorphic Device Application</b>  <i>K. Seo, I. Kim, S. Park, S. Jung, M. Siddik, J. Park, J. Kong, K. Lee, B. Lee and H. Hwang, GIST (Korea)</i>                      We mimicked various Spike Timing Dependence Plasticity (STDP) synaptic rules via resistive switching device. We showed potentiating, depressing and uniformity as well as frequency and weight dependency of the device for future neuromorphic application.</p> <p><b>14:40 E-8-4</b>  <b>"A Novel Ni/WO<sub>x</sub>/W ReRAM with Excellent Retention and Low Switching Current"</b>  <i>W.C. Chien<sup>1</sup>, Y.C. Chen<sup>1</sup>, F.M. Lee<sup>1</sup>, Y.Y. Lin<sup>1</sup>, E.K. Lai<sup>1</sup>, Y.D. Yao<sup>2</sup>, J. Gong<sup>3</sup>, S.F. Horng<sup>3</sup>, C.W. Yeh<sup>1</sup>, S.C. Tsai<sup>1</sup>, C.H. Lee<sup>1</sup>, Y.K. Huang<sup>1</sup>, C.F. Chen<sup>1</sup>, H.F. Kao<sup>1</sup>, Y.H. Shih<sup>1</sup>, K.Y. Hsieh<sup>1</sup> and C. Y. Lu<sup>1</sup>, <sup>1</sup>Macronix Int'l Co., Ltd., <sup>2</sup>Fu Jen Univ. and <sup>3</sup>National Tsing Hua Univ. (Taiwan)</i>                      The top electrode (TE) material plays an important role in WOX ReRAM characteristics. A novel Ni TE WOX ReRAM shows superior performances such as a switching current density &lt; 8x105A/cm<sup>2</sup>, &gt; 100X resistance ratio window, and extremely good data retention of &gt; 300 years at 85 °C.</p> <p><b>15:00 E-8-5 (Late News)</b>  <b>Microstructural Characterization in Reliability Measurement of PRAM</b>  <i>J. Bae, K. Hwang, K. Park, S. Jeon, D. H. Kang, S. Park, J. Ahn, S. Kim, G. Jeong and C. Chung, Samsung Electronics Co., Ltd. (Korea)</i>                      The cell failures after cycling endurance in PRAM have been classified into 3 groups (Stuck set, Stuck reset, tails from reset distribution), which have been analyzed by TEM.</p>	<p><b>F-8A: Spintronic Materials and Devices (rea 12)</b></p> <p><b>14:00 F-8-2 (Invited)</b>  <b>Electrical detection of Spin Transport in Si using High-quality Schottky Contacts</b>  <i>K. Hamaya<sup>1,2</sup>, Y. Ando<sup>1</sup> and M. Miyano<sup>1</sup>, <sup>1</sup>Kyushu Univ. and <sup>2</sup>PRESTO, JST (Japan)</i>                      We show high-quality formation of ferromagnetic Schottky source and drain contacts for spin-transistor applications, and demonstrate electrical spin injection and detection in Si using these contacts.</p> <p><b>14:30 F-8-3</b>  <b>Spin injection into GaAs from Fe/GaO, Tunnel Injector</b>  <i>H. Saito<sup>1</sup>, J. C. Le Breton<sup>2</sup>, V. Zayets<sup>1</sup>, Y. Mineno<sup>1,3</sup>, S. Yuasa<sup>1</sup> and K. Ando<sup>1</sup>, <sup>1</sup>National Inst. of Adv. Indus. Sci. and Tech, <sup>2</sup>Univ. of Twente and <sup>3</sup>Toho Univ. (Japan)</i>                      We examined the electrical injection of spin-polarized electrons into a GaAs-based light-emitting diode structure from a Fe/GaO tunnel injector whose electron-charge injection efficiency was comparable to that of a conventional Fe/n<sup>+</sup>AlGaAs ohmic injector.</p> <p><b>14:45 F-8-4</b>  <b>Large magnetoresistance of Ge<sub>x</sub>Mn, single films and heterostructures with magnetic nanocolumns</b>  <i>S. Yada, R. Okazaki and M. Tanaka, Univ. of Tokyo (Japan)</i>                      We observed large positive magnetoresistance in single films and heterostructures of Ge<sub>1-x</sub>Mn<sub>x</sub> with amorphous Ge<sub>1-y</sub>Mn<sub>y</sub> nanocolumns. Hysteretic behavior of magnetoresistance was also observed in the heterostructure, which might be caused by magnetization of Ge<sub>1-x</sub>Mn<sub>x</sub>.</p>

Coffee Break (2F FORUM)

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-8: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b></p> <p><b>14:00 G-8-2</b>  <b>Planer Multi Electrode Array Coupled CMOS Image Sensor for in vitro Electrophysiology</b>  <i>A. Nakajima<sup>1</sup>, T. Noda<sup>1,2</sup>, K. Sasagawa<sup>1,2</sup>, T. Tokuda<sup>1,2</sup>, Y. Ishikawa<sup>1,2</sup>, S. Shiosaka<sup>1,2</sup> and J. Ohta<sup>1,2</sup>, <sup>1</sup>NAIST and <sup>2</sup>JST-CREST (Japan)                      Multi-electrode Array Coupled CMOS image (MARC) sensor was designed for <i>in vitro</i> electrophysiology. We report design of MARC sensor, fabrication of Pt black microelectrode and a preliminary result from functional validations by imaging mouse brain slice.</i></p> <p><b>14:15 G-8-3</b>  <b>Atmospheric Pressure Micro Inductively Coupled Plasma Light Source towards Portable Spectrometry System</b>  <i>S. Kumagai<sup>1</sup>, H. Matsuyama<sup>1</sup>, M. Horii<sup>2</sup> and M. Sasaki<sup>1</sup>, <sup>1</sup>Toyota Technological Inst. and <sup>2</sup>Nagoya Univ. (Japan)</i>                      Atmospheric pressure inductively coupled plasma device is developed from glass epoxy substrate for portable light source. Plasma generation at 35W RF power is confirmed. Emission spectra with sharp peaks and the device durability are demonstrated.</p> <p><b>14:30 G-8-4</b>  <b>Controlled Thermal Emission of Narrow-band IR Waves for Downsizing Sensor Module</b>  <i>K. Masuno, S. Kumagai and M. Sasaki, Toyota Technological Inst. (Japan)</i>                      New narrow-band wavelength selective IR emitter suitable for downsizing is proposed. Radiance peak at <math>\lambda=1.67\mu\text{m}</math>, which corresponds to Wood's anomaly of grating, and higher power efficiency are confirmed.</p> <p><b>14:45 G-8-5</b>  <b>Fabrication and Location of 3-nm Pt Wires onto Silicon Surfaces</b>  <i>M. Kobayashi<sup>1,2</sup>, K. Onodera<sup>2</sup>, Y. Watanabe<sup>3</sup>, K. Shiba<sup>1</sup> and I. Yamashita<sup>1,4</sup>, <sup>1</sup>Japanese Foundation for Cancer Res., <sup>2</sup>NAIST, <sup>3</sup>Univ. of Tokyo and <sup>4</sup>Panasonic Corp. (Japan)</i>                      Fabrication and location of high aspect ratio 3-nm Pt wires onto silicon surfaces was achieved using a tube-shaped tobacco mosaic virus, which could not be achieved using conventional lithography.</p>	<p><b>H-8: Advanced Interconnect /3-D Integration Science (Area 2)</b></p> <p><b>14:00 H-8-2</b>  <b>Self-Assembly with Metal Microbump-to-Microbump Bonding for Advanced Chip-to-Wafer 3D Integration</b>  <i>E. Iwata, Y. Ohara, K. W. Lee, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku Univ. (Japan)</i>                      We demonstrate highly productive microbump-to-microbump bonding method for the chip-to-wafer 3D integration. We aligned chips onto Si wafer using self-assembly method and established conduction of daisy chains having 5-, 10-um-size microbumps.</p> <p><b>14:20 H-8-3</b>  <b>Metal Micro-Bump Induced Stress in 3D-LSIs – a micro-Raman Study</b>  <i>M. Murugesan, Y. Ohara, J. C. Bea, K. W. Lee, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku Univ. (Japan)</i>                      In the flip-chip bonded 3D-LSI die/wafer via metal micro bump, the metallic micro-joint exerted a large compressive stress for the region underneath the micro-bump, and it is extended up to more than 10 <math>\mu\text{m}</math>. Since this value is pretty close to the depletion region thickness, and for extremely thin LSI die/wafer it would have an adverse impact on the device characteristics.</p> <p><b>14:40 H-8-4 (Late News)</b>  <b>High Density and Power Efficient SiP with SCS Technology</b>  <i>E. Hosomi<sup>1</sup>, Y. Matsubara<sup>1</sup>, Y. Fujimoto<sup>1</sup>, M. Oida<sup>1</sup>, H. Ezawa<sup>1</sup>, M. Fukuda<sup>1</sup>, K. Numata<sup>1</sup> and K. Miyamoto<sup>1</sup>, <sup>1</sup>Toshiba Corp. and <sup>2</sup>J-Devices Corp. (Japan)</i>                      SiP with SCS (stacked chip SoC) enables high bandwidth connection between logic and memory devices. SCS technology has advantage against eDRAM in reliability and cost. SCS offers low power solution compared to the conventional SiP structure with wire bonding.</p>	<p><b>I-8: Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b></p> <p><b>14:00 I-8-2</b>  <b>Enhanced Power Conversion Efficiency for Silicon Solar Cells Utilizing a Uniformly Distributed Indium-Tin-Oxide Nano-Whiskers</b>  <i>C. H. Chang<sup>2</sup>, M. H. Hsu, W. L. Chang<sup>2</sup>, W. C. Sun and P. Yu<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Indus. Tech. Res. Inst. (Taiwan)</i>                      Distinctive ITO nano-whiskers, grown by electron-beam evaporation, have been employed as a cost-effective ARC for Si solar cells. The nanostructure exhibits excellent anti-reflection for the wavelength range of 450nm–1050nm. The ITO-whiskers cell achieves 17.1% efficiency.</p> <p><b>14:15 I-8-3</b>  <b>Microstructures of polycrystalline silicon films formed through explosive crystallization induced by flash lamp annealing</b>  <i>K. Ohdaira<sup>1,2</sup>, S. Ishii<sup>1</sup>, N. Tomura<sup>1</sup> and H. Matsumura<sup>1</sup>, <sup>1</sup>JAIST and <sup>2</sup>JST (Japan)</i>                      Flash lamp annealing (FLA) induces explosive crystallization, lateral crystallization driven by the liberated latent heat, and TEM observations have clarified the microstructures of the flash-lamp-crystallized poly-Si films having periodic two characteristic regions formed spontaneously during the explosive crystallization.</p> <p><b>14:30 I-8-4</b>  <b>Stacked Solar Cells using Transparent and Conductive Adhesive</b>  <i>J. Takenezawa<sup>1</sup>, M. Hasumi<sup>1</sup>, T. Sameshima<sup>1</sup>, T. Koida<sup>1</sup>, T. Kaneko<sup>2</sup>, M. Karasawa<sup>1</sup> and M. Kondo<sup>2</sup>, <sup>1</sup>Tokyo Univ. of Agri. and Tech. and <sup>2</sup>AIIST (Japan)</i>                      We demonstrate multi-junction solar cells by stacking top a-Si:H p-n cell on bottom HIT silicon cell using polyimide transparent adhesive dispersed with ITO conductive particles. The Voc increased to 1.34V under illumination of AM 1.5.</p> <p><b>14:45 I-8-5</b>  <b>In-situ observation of polycrystalline Si thin films grown using Al-doped ZnO on glass substrate by the aluminum-induced crystallization</b>  <i>M. Jung<sup>1</sup>, A. Okada<sup>2</sup>, T. Saito, T. Suemasu<sup>1</sup> and N. Usami<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Univ. of Tsukuba (Japan)</i>                      Recently, the poly-Si thin film grown on glass substrate is attracting for large area electronic and solar cell applications [1,2]. As a common approach of crystallizing amorphous Si (a-Si), there are solid phase crystallization [3], excimer laser annealing [4], and metal-induced crystallization (MIC) [5-7]. Among them, the MIC process using metals such as Ni, Ag, Al, and Au is promising to obtain large-grained high quality material with low thermal budget.</p> <p><b>15:00 I-8-6</b>  <b>Photothermal Spectroscopy by Atomic Force Microscopy on Crystalline Silicon Solar Cell Materials</b>  <i>K. Hara and T. Takahashi, Univ. of Tokyo (Japan)</i>                      We have performed the PT spectroscopy by AFM on single crystalline Si solar cell materials and discussed the influences of the surface recombination as well as the minority carrier diffusion length on the PT signals.</p>	<p><b>K-8: Advanced Material Synthesis and Crystal Growth Technology (Area 8)</b></p> <p><b>13:45 K-8-2</b>  <b>Formation of Pyramidal-shaped Etch Pits on Germanium Surfaces Using Catalytic Reactions with Metallic Nanoparticles in Water</b>  <i>T. Kawase, K. Nishitani, K. Dei, J. Uchikoshi, M. Morita and K. Arima, Osaka Univ. (Japan)</i>                      We present an environmentally friendly formation of pyramidal-shaped etch pits on a Ge(100) surface with metallic nanoparticles in water. We also discuss a possible mechanism by electronic energy relationships.</p> <p><b>14:00 K-8-3</b>  <b>Fabrication of defect-free and relaxed Ge-rich SGOI-wire structures for CMOS applications</b>  <i>M. Oda, Y. Moriyama, K. Ideeda, Y. Kamimuta and T. Tezuka, MIRAI-TOSHIBA (Japan)</i>                      Strain-relaxed and defect-free SGOI wire structures were demonstrated by the proposed condensation-melting-recrystallization process. This technique will enable us to fabricate non-planar Ge-rich SGOI CMOS devices with additional stressor techniques for high-performance or low-power consumption applications.</p> <p><b>14:15 K-8-4</b>  <b>Fabrication of Poly-Si TFT on Polycarbonate Substrate at Temperatures below 135°C</b>  <i>G. Nakagawa<sup>1</sup>, N. Kawamoto<sup>2</sup>, T. Imamura<sup>3</sup>, Y. Tomizawa<sup>1</sup>, T. Miyoshi<sup>1</sup>, K. Tadamoto<sup>2</sup> and T. Asano<sup>1</sup>, <sup>1</sup>Kyushu Univ., <sup>2</sup>Yamaguchi Univ. and <sup>3</sup>TEIJIN Ltd. (Japan)</i>                      We demonstrate the fabrication of poly-Si TFTs on polycarbonate substrate at temperatures below 135°C, i.e. well below the glass transition temperature of polycarbonate. TFTs whose electron mobility is over 10 cm<sup>2</sup>/Vs can be fabricated.</p> <p><b>14:30 K-8-5</b>  <b>Strain-Induced Back Channel Electron Mobility Enhancement in Poly-Si TFTs Formed by Continuous-Wave Laser Lateral Crystallization</b>  <i>S. Fujii, S. I. Kuroki, K. Kotani and T. Ito, Tohoku Univ. (Japan)</i>                      The back interface of the CLC poly-Si films had larger tensile strain than the surface. As a result, back channel electron mobility was 1.2 times larger than front channel electron mobility.</p> <p><b>14:45 K-8-6</b>  <b>Epitaxial NiSi<sub>2</sub> Buffer Technique for Fluoride Resonant Tunneling Devices on Si</b>  <i>K. Takahashi, Y. Yoshizumi, Y. Fukuoka, N. Saito and K. Tsutsui, Tokyo Tech (Japan)</i>                      To fabricate CaF<sub>2</sub>/CdF<sub>2</sub>/CaF<sub>2</sub> RTDs on Si, we propose the introduction of NiSi<sub>2</sub> buffer layers to control the chemical reaction between Si and CdF<sub>2</sub>. We investigated the growth condition of NiSi<sub>2</sub> on Si.</p>		



1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-9: Organic Materials Science, Device Physics, and Applications (Area 10)</b>                      A-9: Organic Transistors and Device Fabrication II (15:30-17:15)                      Chairs: S. Aratani (Hitachi, Ltd.)                      M. Nakamura (Chiba Univ.)</p> <p><b>15:30 A-9-1</b>  <b>Excellent interface properties of pentacene based metal-oxide-semiconductor diodes utilizing HFON high-κ gate insulator</b>  <i>M. Liao, Y. U. Song, J. Ishikawa, T. Sano, J. Gao, H. Ishiwara and S. Ohmi, Tokyo Tech (Japan)</i>                      Pentacene based MOS diodes using SiO<sub>2</sub>, HfO<sub>2</sub> and HFON as gate insulators were investigated. It was found that pentacene based MOS diodes with HFON gate insulators show a small flat-band voltage shift and a negligible frequency dispersion in C-V characteristics.</p>	<p><b>B-9: Advanced Si Processing &amp; Materials Science (Area 1)</b>                      B-9: Interface and Strain Characterization (15:30-17:10)                      Chairs: O. Nakatsuka (Nagoya Univ.)                      S. Migita (AIST)</p> <p><b>15:30 B-9-1</b>  <b>Measurements of Electrostatic Potential Across p-n Junctions on Oxidized Si Surfaces by Scanning Multi-Mode Tunneling Spectroscopy</b>  <i>L. Bolotov, T. Tada, M. Itake, M. Nishizawa and T. Kanayama, AIST (Japan)</i>                      High-resolution measurements of the surface potential was demonstrated on oxidized Si surfaces by scanning multi-mode tunneling spectroscopy at optimized tunneling gap. The potential maps agree with build-in potential for p-n junctions, while nanometer-scale fluctuations were caused by structural and charge variations.</p>	<p><b>C-9: CMOS Devices / Device Physics (Area 3)</b>                      C-9: Emerging Device Technology (15:30-17:15)                      Chairs: D. Hisamoto (Hitachi, Ltd.)                      S. Hayashi (Panasonic Corp.)</p> <p><b>15:30 C-9-1 (Invited)</b>  <b>CVD Graphene for High Speed Electronics</b>  <i>B. C. Huang, C. Q. Miao, Y. Wang, Y. H. Xie and J. C. S. Woo, UCLA (USA)</i>                      Few-layer graphene film was deposited on Ni film and Ni dots using CVD method. Under low temperature growth condition, the uniformity of graphene was remarkably improved. Top-gated graphene transistors are made by transferring the graphene film onto a SiO<sub>2</sub> substrate. Ambipolar conduction is clearly observed from IDS-VGS curve</p>	<p><b>D-9: Photonic Devices and Optoelectronic Integration (Area 7)</b>                      D-9: Si Photonics (2) (15:30-17:15)                      Chairs: H. Yamada (Tohoku Univ.)                      M. Tokushima (AIST)</p> <p><b>15:30 D-9-1</b>  <b>Real-time synchrotron radiation X-ray diffraction and abnormal temperature dependence of photoluminescence from erbium silicates on SiO<sub>2</sub>/Si substrates</b>  <i>H. Omi<sup>1</sup>, T. Tawara<sup>1</sup>, M. Tateishi<sup>1</sup>, H. Komatsu<sup>1</sup>, S. Takeda<sup>2</sup>, Y. Tsusaka<sup>3</sup>, Y. Kagoshima<sup>1</sup> and J. Matsui<sup>1</sup>.<sup>1</sup>NTT Basic Res. Labs.,<sup>2</sup>Univ. of Hyogo and<sup>3</sup>CAST (Japan)</i>                      We characterized the formation of erbium silicates on silicon oxide films in real time using synchrotron radiation grazing incidence X-ray diffraction (GIXD). We also characterized light emission from the erbium silicates by photoluminescence measurements.</p>	<p><b>E-9 Advanced Memory Technology (Area 4:)</b>                      E-9: ReRAM (15:30-17:15)                      Chairs: K. Ishihara (Sharp Corp.)                      K. Hamada (Elpida Memory, Inc.)</p> <p><b>15:30 E-9-1 (Invited)</b>  <b>Overview and Future Challenge of Hafnium Oxide ReRAM</b>  <i>Y. S. Chen<sup>1,2</sup>, H. Y. Lee<sup>1,2</sup>, P. S. Chen<sup>3</sup>, P. Y. Gu<sup>1</sup>, Y. Y. Hsu<sup>1</sup>, W. H. Liu<sup>1</sup>, C. H. Tsai<sup>1</sup>, S. M. Wang<sup>1</sup>, S. S. Sheu<sup>1</sup>, P. C. Chiang<sup>1</sup>, W. P. Lin<sup>1</sup>, W. S. Chen<sup>1</sup>, F. T. Chen<sup>1</sup>, C. H. Lien<sup>2</sup> and M. J. Tsai<sup>1</sup>,<sup>1</sup>ITRI,<sup>2</sup>National Tsing Hua Univ. and<sup>3</sup>Mingshin Univ. of Sci. and Tech. (Taiwan)</i>                      A highly reliable Hafnium Oxide ReRAM with high speed, low power operation, and excellent reliabilities including nonvolatility and endurance is demonstrated. A 1 Kb array with robust cycling endurance can be achieved by effective verifications. Some challenges must be overcome to realize this memory as a promising nonvolatile memory.</p>	<p><b>F-9: Spintronic Materials and Devices (Area 12)</b>                      F-9: Spintronics ( IV) - Device and Circuits - (15:30-17:00)                      Chairs: K. Ando (AIST)                      M. Yamamoto (Hokkaido Univ.)</p> <p><b>15:30 F-9-1 (Invited)</b>  <b>Spin transfer torque effects in nanopillar devices with perpendicular anisotropy</b>  <i>S. Mangin, IJL – Nancy Université (France)</i>                      Spin-polarized current is used to reverse magnetization orientation in nanomagnets with strong perpendicular anisotropy. We will discuss the efficiency of such geometry, dynamic behaviours as well as domain nucleation and propagation while a field is applied and a current is injected in the nanopillar</p>
<p><b>15:45 A-9-2</b>  <b>Oxygen Plasma Process of Self-assembled Monolayer Gate Dielectric for 2-V Operation High-mobility Organic TFT</b>  <i>K. Kuribara<sup>1</sup>, T. Nakagawa<sup>1</sup>, K. Fukuda<sup>1</sup>, T. Yokota<sup>1</sup>, T. Sekitani<sup>1</sup>, U. Zschieschang<sup>1</sup>, H. Klauk<sup>1</sup>, T. Someya<sup>1</sup>, T. Yamamoto<sup>1</sup> and K. Takimiya<sup>1</sup>,<sup>1</sup>Univ. of Tokyo,<sup>2</sup>Max Planck Inst for Solid State Res. and<sup>3</sup>Hiroshima Univ. (Japan)</i>                      We optimized parameters of oxygen plasma process of self-assembled monolayer gate dielectric for organic TFTs. Short exposure time of plasma process (200 W, 30 sec.) products good transistors with high mobility of 0.97 cm<sup>2</sup>/Vs and small hysteresis.</p>	<p><b>15:50 B-9-2</b>  <b>Interfacial atomic structure between Pt-added NiSi and Si (001)</b>  <i>N. Ikarashi, M. Narihiro and T. Hase, Renesas Electronics Corp. (Japan)</i>                      HAADF-STEM revealed that Pt segregates at lattice-matched areas of the interface and occupied the Ni sites at the first interfacial atomic layer of NiSi. This finding shows that Pt segregates to lower the interfacial strain, reducing the interface energy. Thus, we infer that the interface-energy lowering results in the NiSi layer being stabilized.</p>	<p><b>16:00 C-9-2</b>  <b>High Hole-Mobility 65nm Biaxially-Strained Ge-pFETs: Fabrication, Analysis and Optimization</b>  <i>J. Mitard<sup>1</sup>, B. De Jaeger<sup>1</sup>, G. Eneman<sup>1,2</sup>, A. Dobbie<sup>1</sup>, M. Myronov<sup>1</sup>, M. Kobayashi<sup>1</sup>, J. Geypen<sup>1</sup>, H. Bender<sup>1</sup>, B. Vincent<sup>1</sup>, R. Krom<sup>1</sup>, J. Franco<sup>2</sup>, G. Winderickx<sup>1</sup>, E. Vrancken<sup>1</sup>, W. Vanherle<sup>1</sup>, W. E. Wang<sup>1</sup>, J. Tseng<sup>3</sup>, R. Loo<sup>1</sup>, K. De Meyer<sup>2</sup>, M. Caymax<sup>1</sup>, L. Pantisano<sup>1</sup>, D. R. Leadley<sup>1</sup>, M. Meuris<sup>1</sup>, P. P. Absil<sup>1</sup>, S. Biesmans<sup>1</sup> and T. Hoffmann<sup>1</sup>,<sup>1</sup>IMEC,<sup>2</sup>K.U Leuven,<sup>3</sup>FWO, <sup>4</sup>Univ. of Warwick,<sup>5</sup>Stanford Univ. and <sup>6</sup>TSMC (Belgium)</i>                      High hole-mobility 65nm biaxially-strained Ge-pFETs, with reduced EOT while maintaining minimized SCE, have been fabricated and electrically characterized in-depth for the low and high field transport. We demonstrate a 35%-ION gain for nanoscaled s-Ge pFETs.</p>	<p><b>15:45 D-9-2</b>  <b>Evaluation of optical absorption and light propagation loss in Er<sub>2</sub>Y<sub>2</sub>SiO<sub>8</sub> crystal waveguides</b>  <i>K. Homma, T. Nakajima, T. Kimura and H. Ishiki, Univ. of Electro-Communications (Japan)</i>                      We demonstrate introduction of ErY<sub>2</sub>-xSiO<sub>8</sub> to the waveguide, resulting in suppression of OUC in this system. And optical absorption cross section of Er ions and light propagation loss in the ErxY<sub>2</sub>-xSiO<sub>8</sub> crystal waveguide are evaluated.</p>	<p><b>16:00 E-9-2</b>  <b>A New Tunneling Barrier Width Model of the Switching Mechanism in Hafnium Oxide-Based Resistive Random Access Memory</b>  <i>H. Y. Tseng<sup>1</sup>, S. S. Chung<sup>1,2</sup>, S. Shin<sup>1</sup>, S. S. M. Kang<sup>2</sup>, H. Y. Lee<sup>2</sup> and M. J. Tsai<sup>1</sup>,<sup>1</sup>National Chiao Tung Univ.,<sup>2</sup>Univ. of California, Merced and<sup>3</sup>ITRI (Taiwan)</i>                      In this paper, the switching characteristics of Ti/HfO<sub>2</sub>/TiN resistive random access memory (RRAM) have been examined. A novel tunneling barrier width model based on WKB approximation is proposed to explain the pertinent current-voltage characteristic and the origin of the resistance changing in RRAM.</p>	<p><b>16:00 F-9-2</b>  <b>High Speed Spin-Transfer Switching in GMR Nanopillars with Perpendicular Anisotropy</b>  <i>H. Tomita<sup>1</sup>, T. Nozaki<sup>1</sup>, T. Seki<sup>1</sup>, T. Nagase<sup>2</sup>, E. Kitagawa<sup>1</sup>, M. Yoshikawa<sup>2</sup>, T. Daibou<sup>1</sup>, M. Nagamine<sup>2</sup>, S. Ikegawa<sup>2</sup>, N. Shimomura<sup>2</sup>, H. Yoda<sup>1</sup> and Y. Suzuki<sup>1</sup>,<sup>1</sup>Osaka Univ. and<sup>2</sup>Toshiba R &amp; D center (Japan)</i>                      We investigated high-speed (&gt;sub-nano second) spin-transfer switching property in giant magnetoresistance (GMR) nanopillar systems with perpendicular magnetic anisotropy.</p>
<p><b>16:00 A-9-3</b>  <b>Direct observation of carrier behavior leading to electroluminescence in tetracene field-effect transistor</b>  <i>Y. Ohshima, H. Satou, T. Manaka, H. Kohn, N. Hirako and M. Iwamoto, Tokyo Tech (Japan)</i>                      We probed the carrier behavior leading to the electroluminescence under AC electric field in tetracene field-effect transistor using optical second harmonic generation technique, and clarified the space charge field effect on carrier injection.</p>	<p><b>16:10 B-9-3</b>  <b>TO- and LO-mode analyses in asymmetric stretching vibrations in ultra thin thermally grown GeO<sub>2</sub> on Ge substrate</b>  <i>M. Yoshida<sup>1</sup>, T. Nishimura<sup>1,2</sup>, C. H. Lee<sup>1</sup>, K. Kita<sup>1,2</sup>, K. Nagashio<sup>1,2</sup> and A. Toriumi<sup>1,2</sup>,<sup>1</sup>Univ. of Tokyo and<sup>2</sup>JST-CREST (Japan)</i>                      A IR investigation of thin GeO<sub>2</sub> was performed for the first time, with a conscious of both TO and LO modes. Local bond feature such as the bridging bond angle is governed by the oxidation temperature just like that in SiO<sub>2</sub>, while macroscopic one such as void defect seems to be determined by both temperature and pO<sub>2</sub>.</p>	<p><b>16:20 C-9-3</b>  <b>Ge FETs Gate Stack Passivation Options and their Scalability to low EOT</b>  <i>F. Bellenger<sup>1,2</sup>, B. De Jaeger<sup>1</sup>, L. Nyns<sup>1</sup>, M. Zahid<sup>1</sup>, M. Houssa<sup>1</sup>, E. Vrancken<sup>1</sup>, J. Tseng<sup>3</sup>, M. Caymax<sup>1</sup>, M. Meuris<sup>1</sup>, K. De Meyer<sup>1,2</sup>, M. Heyns<sup>1,2</sup> and T. Hoffmann<sup>1</sup>,<sup>1</sup>IMEC,<sup>2</sup>KULeuven and<sup>3</sup>TSMC (Belgium)</i>                      We report new understandings of the defects mechanisms occurring in GeO<sub>2</sub>-based devices through modeling, physical and electrical characterization, achieving high electron mobility (360 cm<sup>2</sup>/Vs) and low gate leakage current, at scaled EOT (down to 0.65nm).</p>	<p><b>16:00 D-9-3</b>  <b>Design and Simulation of Silicon Ring Optical Modulator with p/n Junctions along Circumference</b>  <i>Y. Amemiya, H. Ding and S. Yokoyama, Hiroshima Univ. (Japan)</i>                      Silicon ring optical modulator with p/n junctions along circumference is proposed. Its performance at 1 V is simulated. The modulation &gt; 95% is obtained at 1x10<sup>17</sup>-5x10<sup>17</sup> cm<sup>-3</sup> carrier concentration and propagation loss &lt; 5 dB/cm.</p>	<p><b>16:20 E-9-3</b>  <b>High OFF/ON-resistive NiO ReRAM using Post-Plasma-Oxidation (PPO) process</b>  <i>K. Okamoto, M. Tada, K. Ito, Y. Saito, S. Ishida and H. Hada, NEC Corp. (Japan)</i>                      NiO resistive change cells with a high OFF/ON resistance ratio of 10<sup>4</sup> are realized using low temperature, post-plasma-oxidation (PPO) while reducing cell-to-cell variation of forming voltages.</p>	<p><b>16:15 F-9-3</b>  <b>Hierarchical Nonvolatile Memory with Perpendicular Magnetic Tunnel Junctions for Normally-Off Computing</b>  <i>K. Abe, K. Nomura, S. Ikegawa, T. Kishi, H. Yoda and S. Fujita, Toshiba Corp. (Japan)</i>                      Hierarchical nonvolatile-memory composed of embedded-MRAM for L3 cache and nonvolatile-SRAM with MTJs for L2 cache is proposed. The average power of microprocessor with the hierarchical nonvolatile-memory is reduced by 65% in long standby time.</p>
<p><b>16:15 A-9-4</b>  <b>Diffuser micropump structured with extremely flexible diaphragm of 2 micron-thick polyimide film</b>  <i>Y. Liu, H. Komatsuzaki, Z. Duan and Y. Nishioka, Nihon Univ. (Japan)</i>                      The simple structured air-actuated valveless micropump with the 2.1 micron-thick polyimide membrane was designed, fabricated and measured. The micropump was fabricated on the 60 micron-thick thin Si wafer using surface micromachining techniques.</p>	<p><b>16:30 B-9-4</b>  <b>Quantitative Analysis of Stress Relaxation in TEM specimen fabrication by Raman Spectroscopy with High-NA Oil-Immersion Lens</b>  <i>D. Kosemura<sup>1,2</sup> and A. Ogura<sup>1</sup>,<sup>1</sup>Meiji Univ. and<sup>2</sup>JSPS (Japan)</i>                      The stress relaxation in the TEM specimens of SSOI was evaluated by Raman spectroscopy with high-NA oil-immersion lens. It was confirmed that the values of the relaxation was 75% at the thickness of 240 nm.</p>	<p><b>16:40 C-9-4</b>  <b>Analysis of the Junctionless Transistor Architecture</b>  <i>J. P. Colinge<sup>1</sup>, J. P. Raskin<sup>2</sup>, A. Kranti<sup>1</sup>, I. Ferain<sup>1</sup>, C. W. Lee<sup>1</sup>, N. Dehdashti Akhavan<sup>1</sup>, P. Razavi<sup>1</sup>, R. Yan<sup>1</sup> and R. Yu<sup>1</sup>,<sup>1</sup>Univ. College Cork, and<sup>2</sup>Université catholique de Louvain (Ireland)</i>                      Strain is used to improve mobility in junctionless transistors. A bulk silicon version of the device is studied by simulation, and performance similar to that of the SOI version of the device are obtained.</p>	<p><b>16:15 D-9-4</b>  <b>Design of Broadband Optical Switch Based on Mach-Zehnder Interferometer with Si wire Waveguides</b>  <i>K. Kintaka, Y. Shoji, S. Suda, H. Kawashima, T. Hasama and H. Ishikawa, AIST (Japan)</i>                      2x2 optical switches based on Mach-Zehnder interferometer (MZI) with Si wire waveguides are designed for broadband operation. Wavelength dependences of MZI switches using directional couplers, multimode interference couplers, and wavelength-insensitive couplers are calculated numerically.</p>	<p><b>16:30 E-9-4</b>  <b>Effects of Reactive Ti Creating Oxygen Vacancy Inside TiO<sub>2</sub> on Resistive Switching Characteristics in Resistive Random Access Memory Device</b>  <i>S. J. Kim, M. G. Sung, W. G. Kim, J. Y. Kim, J. H. Yoo, J. N. Kim, B. G. Gyun, J. Y. Byun, M. S. Joo, J. S. Roh and S. K. Park, Hynix Semiconductor Inc. (Korea)</i>                      The effects of reactive Ti layer on the resistive switching characteristics of TiO<sub>2</sub>-based ReRAM are investigated. Ti acts as a good oxygen gettering layer which makes the TiO<sub>2</sub> to have a higher concentration of oxygen vacancy.</p>	<p><b>16:30 F-9-4</b>  <b>Design of a Process-Variation-Aware Nonvolatile MTJ-Based Lookup-Table Circuit</b>  <i>D. Suzuki, M. Natsui, H. Ohno and T. Hanyu, Tohoku Univ. (Japan)</i>                      This paper presents a process-variation-aware non-volatile lookup table circuit for nonvolatile field-programmable gate array with ultra-low power and immediate wakeup capability using MOS/MTJ hybrid structure.</p>

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
<p><b>G-9: Micro/Nano Electromechanical and Bio-Systems (Devices) (Area 11)</b>                      G-9: Nanomaterial Applications (15:30-16:30)                      Chairs: I. Yamashita (NAIST)                      H. Suzuki (Hiroshima Univ.)</p> <p><b>15:30 G-9-1</b>  <b>Free-Standing Lipid Bilayers Based on Nanoporous Alumina Films</b>                      A. Hirano-Iwata<sup>*,1</sup>, T. Taira<sup>2</sup>, A. Oshima<sup>2</sup>, Y. Kimura<sup>2</sup> and M. Niwano<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>PRESTO, JST (Japan)                      Mechanical stability of free-standing bilayer lipid membranes (BLMs) was improved by suspending the BLMs in nanoporous alumina films. The membrane stability was investigated in terms of lifetime and breakdown voltage.</p> <p><b>15:45 G-9-2</b>  <b>Fabrication of CMOS-compatible Poly-Si Nanowire FET Sensor</b>                      H. Y. Chen<sup>1,2</sup>, C. Y. Lin<sup>3</sup>, M. C. Chen<sup>2</sup>, H. C. Chen<sup>2</sup>, C. C. Huang<sup>2</sup> and C. H. Chien<sup>1,2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)                      A low-cost, superior uniformity Poly-Si nanowire FET sensor fabrication method features entire CMOS processing is presented. A self-aligned nanowire fabrication in bulk-Si technology is also disclosed for the first time for highly integrated sensor system design.</p> <p><b>16:00 G-9-3 (Late News)</b>  <b>Carbon nanotube-based sensor Device compatible with the CMOS process</b>                      J. T. Huang, P. L. Hsu, T. H. Lin, W. T. Hsieh, K. Y. Lee, C. K. Chen and T. C. Tsai, National Taipei Univ. of Tech. (Taiwan)                      This paper presents a low temperature fabrication method of Carbon Nanotubes(CNTs)-based sensors device on a CMOS integrated circuit chip made by TSMC 0.35<math>\mu</math>m CMOS process.</p> <p><b>16:15 G-9-4 (Late News)</b>  <b>Light-Addressable Potentiometric Sensors for Sodium Ion Detection by Fluorinated-Atomic Layer Deposition Hafnium Oxide Membrane</b>                      C. H. Chin<sup>1</sup>, J. H. Yang<sup>1</sup>, T. F. Lu<sup>1</sup>, C. E. Lue<sup>1</sup>, C. M. Yang<sup>2</sup> and C. S. Lai<sup>1</sup>, <sup>1</sup>Chang Gung Univ. and <sup>2</sup>Inotera memories Inc. (Taiwan)                      In this study, an inorganic method was investigated for Na<sup>+</sup> detection based on LAPS. The sensing membrane, HfO<sub>2</sub> layer, was deposited by ALD and treated by RTA and CF<sub>4</sub> plasma. The pH sensitivity was decreased and pNa sensitivity was increased by CF<sub>4</sub> plasma. Finally, the highest pNa sensitivity was 34.8 mV/pNa measured from pNa 1 to pNa 4.</p>	<p><b>H-9: Advanced Interconnect /3-D Integration Science (Area 2)</b>                      H-9: Image Sensor (15:30-16:25)                      Chairs: M. Kodera (Toshiba Corp.)                      M. Matsuura (Renesas Electronics Corp.)</p> <p><b>15:30 H-9-1</b>  <b>Characterization of LTO coating on microlens of CMOS image sensor</b>                      J. Gambino, B. Leidy, C. Musante, K. Ackerson, B. Guthrie, J. Twombly, E. Cooney, P. Pokrinchak, D. Meatyrd, J. Adkisson, R. J. Rassel and M. Jaffe, IBM (USA)                      CMOS image sensors with an LTO coating on the microlens have been characterized for dark current, quantum efficiency, and reliability.</p> <p><b>15:50 H-9-2</b>  <b>Near-Infrared Image Sensor Fabricated Using Compliant Bump</b>                      N. Watanabe<sup>*,1</sup>, F. Hoashi<sup>2</sup>, Y. Nagai<sup>2</sup>, H. Inada<sup>2</sup>, Y. Iguchi<sup>2</sup> and T. Asano<sup>1</sup>, <sup>1</sup>Kyushu Univ. , <sup>2</sup>Sumitomo Electric Industries, Ltd. and <sup>3</sup>Fukuoka Industry Sci. and Tech. Foundation (Japan)                      We demonstrated a near-infrared image sensor in which an InGaAs/InP photodiode chip was electrically connected to a CMOS read-out circuit chip through compliant bumps.</p> <p><b>16:10 H-9-3 (Late News)</b>  <b>MEMS Resonance Test for Mechanical Characterization of Nano-Scale Thin Films</b>                      H. Yamagawa<sup>1</sup>, D. Goto<sup>1</sup>, T. Namazu<sup>1</sup>, T. Takeuchi<sup>2</sup>, K. Murakami<sup>2</sup>, Y. Kawashimo<sup>2</sup>, T. Takano<sup>3</sup>, K. Yoshiki<sup>1</sup> and S. Inoue<sup>1</sup>, <sup>1</sup>Univ. of Hyogo, <sup>2</sup>Shinko Seiki Co. Ltd. and <sup>3</sup>The New Industry Research Organization (Japan)                      The purpose of this study is to develop a quantitative measurement method for the Young's modulus of nanometer-thick films. We developed the test technique using a MEMS resonator array and measured the Young's moduli of Al and plasma-polymerization films made from CH<sub>4</sub> and CHF<sub>3</sub> gases.</p>	<p><b>I-9 : Photovoltaics &amp; Power Semiconductor Devices (Area 14)</b>                      I-9: Crystalline and Thin Film Silicon Solar Cell ( I ) (15:30-16:45)                      Chairs: Y. Hayashi (AIST)                      N. Usami (Tohoku Univ.)</p> <p><b>15:30 I-9-1 (Invited)</b>  <b>Impact of Metal Contamination in Silicon Solar Cells</b>                      G. Coletti, ECN Solar Energy (the Netherlands )                      Impact of transition metals on the conversion efficiency of silicon solar cells is presented. Fe, Cr and Ti reduce the internal quantum efficiency (IQE) at long wavelength reducing the carrier diffusion length. Ni reduces the IQE at short wavelength increasing recombination in the solar cell emitter region. Cu reduces the IQE at both short and long wavelength. A physical model is presented explaining the data.</p> <p><b>16:00 I-9-2</b>  <b>Optimum design of a-Si:H/<math>\mu</math>-Si:H tandem thin film solar cells with a low-refractive-index AZO transparent conducting oxide</b>                      J. W. Leem and J. S. Yu, Kyung Hee Univ. (Korea)                      Aluminum-doped zinc oxide (AZO) thin films with low-refractive-index (low-n) as a transparent conducting oxide (TCO) layer for Si solar cells are deposited on Si and glass substrates by rf magnetron sputter using an oblique angle deposition technique. To improve the efficiency, the a-Si:H/<math>\mu</math>-Si:H tandem solar cells with a TCO layer of low-n AZO are designed using a Silvaco ATLAS simulation.</p> <p><b>16:15 I-9-3</b>  <b>Efficiency enhancement of a-Si thin film solar cells by using different light trapping structures</b>                      C. W. Kuo<sup>1</sup>, W. P. Chu<sup>1</sup>, J. S. Lin<sup>2,3</sup>, T. C. Lin<sup>4</sup>, Y. S. Tsai<sup>1</sup>, F. S. Juang<sup>1</sup>, M. H. Chung<sup>5</sup>, T. E. Hsieh<sup>6</sup> and M. O. Liu<sup>7</sup>, <sup>1</sup>National Formosa Univ., <sup>2</sup>Osaka Univ., <sup>3</sup>Industrial Tech. Res. Inst., <sup>4</sup>KunSan Univ. and <sup>5</sup>National Chiao Tung Univ. (Taiwan)                      This study produced various light trapping structures in order to enhance efficiency for a-Si solar cells. When combining V-shape with a cross-like pattern, Jsc and efficiency were shown to increase to 12.35mA/cm<sup>2</sup> and 6.29%, respectively.</p> <p><b>16:30 I-9-4</b>  <b>Three-terminal a-Si solar Cells</b>                      C. H. Tai, C. H. Lin, C. M. Wang and C. C. Lin, National Dong Hua Univ. (Taiwan)                      A new back-to-back pin-nip structure increases the average electric field in a solar cell. The 0.28-m-thick three-terminal a-Si solar cell achieved an efficiency of 11.4 %.</p>			

## Friday, September 24

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
<p><b>A-9: Organic Materials Science, Device Physics, and Applications (Area 10)</b></p> <p><b>16:30 A-9-5</b>  <b>Printed Electrode for All-Printed Polymer Diode</b>  <i>M. Yoshida, K. Suemori, S. Uemura, S. Hoshino, N. Takada, T. Kodzasa and T. Kamata, AIST (JAPAN)</i>                      We have developed a mechanical sintering technique for printed metal patterns. Using this technique, printed electrode with various work functions from 3.5eV to 5eV could be prepared on a plastic substrate. These printed alloys were effective to improve the performance of printed diode and transistors.</p> <p><b>16:45 A-9-6</b>  <b>A Tunable Emission Prepared by Novel Photo-induced Color-Change Materials</b>  <i>W. T. Liu and W. Y. Huang, National Sun Yat-sen Univ. (Taiwan)</i>                      An organic phosphor C-545T was used as a green light dopant in this study. After protonation the protonated C-545T could be transformed into an orange or red emitter depending on the degree of protonation. Accordingly, green, orange and red emitting layers were fabricated by doping C-545T in PAG containing resin with different light exposures. In conjunction with a blue-light pumping source, the above emitting layers could be easily integrated into a white light emission.</p> <p><b>17:00 A-9-7 (Late News)</b>  <b>Fabrication of Sol-Gel Alumina Dielectric for Low-Voltage Operating Pentacene Transistor</b>  <i>K. K. Han<sup>1</sup> and S. Seo<sup>2,3</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Kyungwon Univ. (Korea)</i>                      A sol-gel alumina dielectric for pentacene transistor has been introduced. With this alumina dielectric, the low voltage pentacene thin film transistor is fabricated and it is free from the threshold voltage shift problems.</p>	<p><b>B-9: Advanced Si Processing &amp; Materials Science (Area 1)</b></p> <p><b>16:50 B-9-5</b>  <b>Uniaxial and Biaxial Strain Distribution Mapping in SOI Micro-Structures by Polarized Raman Spectroscopy</b>  <i>M. Kurosawa<sup>1,2</sup>, T. Sadoh<sup>1</sup> and M. Miyao<sup>1</sup>, <sup>1</sup>Kyushu Univ. and <sup>2</sup>JSPS (Japan)</i>                      We have newly developed a polarized Raman spectroscopy technique, which uses special polarization configurations of the incident and scattered light. This enables the evaluation of strain axis distributions in SOI structures for the first time. This technique is a powerful tool to optimize the strained SOI micro-structures of the advanced LSIs.</p>	<p><b>C-9: CMOS Devices / Device Physics (Area 3)</b></p> <p><b>17:00 C-9-5 (Late News)</b>  <b>Short-Channel Junctionless Nanowire Transistors</b>  <i>C. W. Lee, I. Ferain, A. Kranti, N. Dehdashti Akhavan, P. Razavi, R. Yan, R. Yu, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, S. Gheorghie, R. Murphy and J. P. Colinge, Univ. College Cork (Ireland)</i>                      Junctionless silicon nanowire transistors with a gate length down to 50 nm have been demonstrated. The devices show very small short-channel effects: SS=60mV/dec, DIBL=7mV.</p>	<p><b>D-9: Photonic Devices and Optoelectronic Integration (Area 7)</b></p> <p><b>16:30 D-9-5</b>  <b>Development of Accelerometer Using Mach-Zehnder Interferometer Type Optical Waveguide</b>  <i>M. Suzuki<sup>1</sup>, K. Nishioka<sup>1</sup>, T. Takahashi<sup>1</sup>, S. Aoyagi<sup>1</sup>, Y. Amemiya<sup>2</sup>, M. Fukuyama<sup>2</sup> and S. Yokoyama<sup>2</sup>, <sup>1</sup>Kansai Univ. and <sup>2</sup>Hiroshima Univ. (Japan)</i>                      A novel inertial force sensor which uses a Mach-Zehnder Interferometer (MZI) type optical waveguide made of crystal silicon is developed. In this sensor, one branched waveguide of the MZI have floating beam structure which is formed by removal of its underlying SiO<sub>2</sub> layer.</p> <p><b>16:45 D-9-6</b>  <b>10-GHz Operation of a PLZT Electro-Optic Modulator with a Ring Resonator Formed on a Silicon Substrate</b>  <i>T. Shimizu<sup>1,2</sup>, M. Nakada<sup>1</sup>, H. Tsuda<sup>3</sup>, H. Miyazaki<sup>1</sup>, J. Akedo<sup>3</sup> and K. Ohashi<sup>1,2</sup>, <sup>1</sup>MIRAI-Selete, <sup>2</sup>NEC Corp. and <sup>3</sup>AIST (Japan)</i>                      We developed a PLZT electro-optic modulator with a ring resonator formed on silicon substrate by aerosol deposition. A 10-GHz optical output signal was produced by the modulator with a resonator size of 150x190 micron.</p> <p><b>17:00 D-9-7</b>  <b>Crosstalk improvement in Si-wire optical cross-bar switch</b>  <i>H. Kawashima, Y. Shoji, K. Kintaka, S. Suda, T. Hasama and H. Ishikawa, AIST (Japan)</i>                      Improvement of crosstalk by cascading Si-wire cross-bar switches is demonstrated. Achieved lowest crosstalk is -50 dB for the bar state and is -30 dB for the cross state. We discuss on the limiting factors.</p>	<p><b>E-9: Advanced Memory Technology (Area 4)</b></p> <p><b>17:00 E-9-5 (Late News)</b>  <b>Novel Low Power RRAM with a U-type Cell Structure for Improving Resistive Switching Characteristics</b>  <i>K. C. Ryoo<sup>1,2</sup>, J. H. Oh<sup>1,2</sup>, S. Jung<sup>1</sup>, H. Jeong<sup>2</sup> and B. G. Park<sup>1</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Samsung Electronics Co., Ltd. (Korea)</i>                      We propose a novel RRAM structure which makes it possible to reduce the reset current by controlling the number of the electrical path. Numerical simulation is also performed to investigate the optimal process condition.</p>	<p><b>F-9: Spintronic Materials and Devices (Area 12)</b></p> <p><b>16:45 F-9-5 (Late News)</b>  <b>Magnetic Field Dependence of Quadrupole Splitting and Nuclear Spin Coherence in a (110) GaAs/AlGaAs Quantum Well</b>  <i>J. Ishihara, M. Ono, G. Sato, S. Matsuzaka, Y. Ohno and H. Ohno, Tohoku Univ. (Japan)</i>                      We investigated magnetic field dependences of quadrupole splitting in the NMR spectrum, the nuclear decoherence time, and the dephasing time involving the inhomogeneous broadening in a (110) GaAs quantum well (QW).</p>

Friday, September 24

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223





# INSTRUCTION FOR SPEAKERS

## Oral Presentation:

### Time Schedule

	Total session time	Presentation time	Discussion time
Plenary	45 min.	40 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	10 min.	5 min.

BELL: First: Warning, Second: End of speech, Third: End of the discussion.

### Audio-Visual Equipment

The following equipments are ready at each conference meeting room during SSDM 2010:

- \* LCD projector
- \* PC (laptop computer), Windows XP, PowerPoint 2003-2007 and PDF  
The use of personal PCs for presentations is prohibited.
- \* Microphone
- \* Projection laser pointer

### Uploading your Presentation

The single most important action of the authors is to upload your presentation file to the PC in each session room using your own USB thumb drive. It is the presenter's responsibility to **upload the slide file as soon as possible in each session room at any break** well in advance to the session of presentation. At a short break, the PC may be too crowded to upload the file. If the chairman cannot find your presentation file at the beginning of the session, your presentation will be withdrawn.

In the presentation PC, each presenter's file should be positioned in the folder that corresponds to the session of presentation. The file must be compatible with Microsoft PowerPoint 2007 or Adobe Acrobat 9 on Microsoft Windows. Compatibility can be checked at the Speakers' Room on the third level of Faculty of Engineering Bldg. 2, where the same PCs as in each session room are installed. Details will be informed on SSDM website at <http://www.ssdm.jp>

## Poster Presentation:

### Posting board and poster board

Poster sessions are scheduled for Thursday, September 23 from 13:15 to 14:45 Takeda Bldg. on 5th floor. Poster boards will be available with identifying labels. Authors are requested to prepare their posters between 9:00 and 12:00 on September 23 and remove them by 15:10 on September 23. Any posters remaining after 15:10 will be disposed by the SSDM Secretariat. Usable space on each poster board will be approximately 900 mm wide and 1,500 mm high. Pushpins will be available.

Each presentation will be assigned a board, labeled with the Abstract number. Please display the paper title, author names and affiliations on the poster. Authors are requested to stay near by their posters during the poster session for discussions.

## Short Oral Presentation for Poster Presenters

All poster presenters are required to make 3 minutes short oral presentation on September 23. The presentation time should be kept strictly to 3 minutes per poster presentation, including the time needed to move on to the next speaker. To ensure the session progresses smoothly, it is essential that these short presentations be held in a quick, successive sequence. While one speaker is giving his/her presentation, the next speakers should wait nearby in line for their turn in order to move on to the next presentation.

Please note that any absent speakers will be skipped and each presentation will be automatically stopped after 3 minutes have elapsed. Only a PC projector will be made available. You should send your short presentation file to the secretariat (ssdm2010-abs@intergroup.co.jp) by e-mail by before August 24, 2010. Please indicate your paper number and name in the title of your e-mail. The file must be in 3-page landscape PDF format, and the 1<sup>st</sup> page must indicate your paper title, name of authors and their affiliations only. Because of the limited presentation time, please describe clearly and tersely your research objective and results.

### Short oral presentations will be held as follows:

1F Room 211	Area 10
1F Room 212	Area 1
1F Room 213	Area 3
2F Room 221	Area 7
4F Room 241	Area 4
4F Room 242	Area 9, 12
4F Room 243	Area 5
4F Room 244	Area 2, 8
4F Room 245	Area 6
4F Room 246	Area 13
2F Room 222	Area 14
2F Room 223	Area 11

### Confidentiality:

We will delete all electronic files from the SSDM computers after the presentations are completed. SSDM will not publish or distribute the presentation material.

### Agreement not to pre-publication abstracts:

By submitting an abstract to the committee for review, the author(s) agrees that the work will not be published prior to presentation at the conference. Papers found to be in breach of this agreement will be withdrawn by the conference committee.

## **Exhibition**

On the days of the conference SSDM 2010 Exhibition will be held at FORUM on the second floor of Faculty of Engineering, Bldg. 2. The show will feature the displays of the latest products of the following exhibitors. Complementary coffee service will be available at FORUM during the intermissions of the technical sessions.


### **Exhibitors**

Agilent Technologies International Japan  
EIKO  
Japanese Society of Applied Physics  
JEOL  
KEYENCE Japan  
NTT Basic Research Laboratories  
R-DEC  
RSoft Design Group Japan  
SILVACO Japan  
TNS Systems LLC

### **Show dates and hours**

Wednesday, September 22 : 9:00 – 15:30  
Thursday, September 23 : 8:00 – 18:30  
Friday, September 24 : 8:00 – 15:30

# Access to The University of Tokyo: Hongo Campus





Tentative





# Access to Tokyo Dome Hotel

## (Special Plenary Session & Reception)



Tentative

# SSDM 2010 Floor Guide, The University of Tokyo, Faculty of Engineering Bldg.2



## AUTHOR INDEX

### A

Abe, K.-----	F-9-3	Amemiya, Y.-----	D-9-3, D-9-5	Asano, T.-----	D-4-2
Abe, K.-----	G-3-3	Amemiya, Y.-----	G-4-4L	Asano, T.-----	H-9-2, K-8-4
Abe, M.-----	P-11-3	Amemiya, Y.-----	L-1-2, P-11-1	Ashburn, P.-----	J-1-4
Abe, S.-----	H-2-4	Amma, Y.-----	P-7-3	Ashida, A.-----	P-4-1
Abe, Y.-----	L-1-2 P-11-1	Anda, Y.-----	I-6-2	Ashikaga, K.-----	E-6-2
Abe, Y.-----	P-14-9	Ando, H.-----	J-3-3	Atsumi, Y.-----	D-8-2
Abraham, D.-----	F-7-1	Ando, K.-----	F-7-2, F-8-3, P-12-3	Avouris, P.-----	J-3-1
Absil, P. P.-----	C-7-4, C-9-2	Ando, T.-----	I-3-4	Ayre, G. N.-----	J-1-4
Ackerson, K.-----	H-9-1	Ando, Y.-----	F-6-2, F-6-5	Azhari, A.-----	G-2-1
Adachi, M.-----	P-1-7	Ando, Y.-----	F-8-2	Azuma, A.-----	C-2-2, C-6-5L
Adam, T.-----	B-6-2, C-6-1	Ang, D. S.-----	B-3-4, C-8-2, C-8-3		
Adkisson, J.-----	H-9-1	Ansari, T.-----	G-3-2		
Admowicz, B.-----	I-7-3	Antoniadis, D.-----	C-4-3		
Advincula, R.-----	A-5-1	Antoniadis, D. A.-----	I-3-3		
Ahn, C. G.-----	D-5-5L	Anwar, M.-----	F-2-5		
Ahn, D.-----	P-13-12	Aoki, H.-----	A-4-2, A-4-3, H-1-3, H-1-4, I-4-2, I-4-3, P-2-8, P-7-4		
Ahn, J.-----	P-4-11L	Aoki, H.-----	P-3-18		
Ahn, J.-----	P-13-8	Aoki, M.-----	D-5-4L		
Ahn, J. H.-----	I-5-1	Aoki, N.-----	C-2-2, C-7-3		
Ahn, K. O.-----	E-2-1, E-2-2, E-2-3	Aoki, N.-----	P-13-1, P-13-5		
Ahuja, R.-----	L-1-3	Aoki, T.-----	A-6-1		
Aikawa, S.-----	P-13-2	Aonuma, Y.-----	P-11-3		
Airey, R.-----	D-5-2	Aoyagi, R.-----	C-5-1		
Aitchison, B.-----	J-1-1	Aoyagi, S.-----	D-9-5		
Akahane, K.-----	D-2-2, K-6-2	Arafune, K.-----	P-14-4		
Akamatsu, H.-----	P-1-20	Arai, S.-----	D-6-1, D-8-2		
Akamatsu, N.-----	P-3-11	Arakawa, T.-----	P-7-1, P-7-2, P-7-3		
Akasaka, T.-----	K-7-3	Arakawa, T.-----	P-8-13, P-10-13		
Akedo, J.-----	D-9-6	Arakawa, Y.-----	A-8-4, D-4-3, D-5-1, F-3-2, K-6-6		
Akimoto, H.-----	F-3-4, J-2-4	Araki, H.-----	K-7-2		
Akinaga, H.-----	H-3-6	Arie, T.-----	J-2-2, J-2-3		
Akita, J.-----	P-5-13	Arima, K.-----	K-8-2		
Akita, S.-----	J-2-2, J-2-3	Arima, Y.-----	G-6-3		
Akiyama, T.-----	P-8-13	Arimoto, H.-----	D-5-4L		
Akiyama, T.-----	P-10-13	Arimoto, H.-----	P-1-21, P-3-22		
Alexe, M.-----	H-3-4	Arita, M.-----	P-4-6		
Algul, B. P.-----	J-1-3	Arnaud, F.-----	C-6-5L		
Alzakia, F. I.-----	B-2-1	Arvet, C.-----	C-5-2		
Amakawa, S.-----	C-6-3, K-1-2	Asada, M.-----	I-3-1		
Amakawa, S.-----	G-1-3, G-2-3	Asai, K.-----	B-4-2, P-1-5		
		Asai, T.-----	G-4-4L		
		Asano, A.-----	A-2-1		









# PROGRAM TIME TABLE

Wednesday, September 22					
<b>10:00-12:00 Opening &amp; Plenary Session (Yasuda Auditorium)</b>					
1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
13:00-14:15 Area 10: A-1: Organic Device Physics	13:00-14:10 Area 1: B-1: Ge MOS Technology 1	13:00-14:20 Area 3: C-1: Low Frequency Noise	13:00-14:15 Area 7: D-1: Nonlinear Optics	13:00-14:20 Area 4: E-1: DRAM	13:00-14:15 Area 9: F-1: Graphene Structures and Transport
14:45-15:45 Area 10: A-2: Electric Characterization of Organic Semiconductors	14:45-16:05 Area 1: B-2: Ge MOS Technology 2	14:45-16:05 Area 3: C-2: Transport Physics	14:45-15:45 Area 7: D-2: Advanced Design and Measurement	14:45-16:05 Area 4: E-2: Flash memory I	14:45-16:00 Area 9: F-2: Novel Structures
<b>17:00-18:10 Special Plenary Session</b>					
<b>18:10-20:00 Reception / Young Researcher Award (Tokyo Dome Hotel)</b>					
Thursday, September 23					
1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
9:00-10:30 Area 10: A-3: Organic Light Emitting Diodes	9:00-10:30 Area 1: B-3: High-k Gate Stack	9:00-10:30 Area 3: C-3: Tunnel & Schottky-S/D FETs	9:00-10:45 Area 7: D-3: GaN LED	9:00-10:50 Area 4: E-3: Flash memory II	9:00-10:45 Area 9: F-3: Spin Manipulation and Photon Detection
11:00-12:15 Short Presentation Area 10	11:00-12:15 Short Presentation Area 1	11:00-12:15 Short Presentation Area 3	11:00-12:15 Short Presentation Area 7	11:00-12:15 Short Presentation Area 4	11:00-12:15 Short Presentation Area 9 and Area 12
<b>13:15-14:45 Poster Session (Takeda Bldg.)</b>					
1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
15:10-16:25 Area 10: A-4: Organic Memory and Related Materials	15:10-16:20 Area 1: B-4: Process Integration	15:10-16:25 Area 3: C-4: Tr & SRAM Variabilities	15:10-16:25 Area 7: D-4: Photonic Crystal Devices	15:10-16:10 Area 4: E-4: Flash memory III	15:10-16:25 Area 9: F-4: Quantum Dots
16:50-18:05 Area 10: A-5: Organic Electronics and Device Physics	16:50-18:10 Area 1: B-5: Advanced Gate Dielectrics	16:50-18:10 Area 3: C-5: Si Nanowire Technology	16:50-18:05 Area 7: D-5: Quantum Dot	16:50-17:30 Area 4: E-5: Flash memory IV	16:50-18:05 Area 9: F-5: New Functional MOS Structures
<b>18:30-20:00 Rump Session (Sanjyo Conference Hall)</b>					
Friday, September 24					
1F 211	1F 212	1F 213	2F 221	2F 241	2F 242
9:00-10:45 Area 10: A-6: Organic Transistors and Device Physics I	9:00-10:45 Area 1: B-6: Junction Technology	9:00-10:45 Area 3: C-6: Advanced CMOS Technology	9:00-10:30 Area 7: D-6: Photonic and Electronic Integration	9:00-10:35 Area 4: E-6: FeRAM	9:30-10:45 Area 12: F-6: Spintronics ( I ) - Spin-related Phenomena and Applications -
11:15-12:15 Area 10: A-7: Organic Transistors and Device Physics II	11:15-12:25 Area 1: B-7: Dopant Characterization	11:15-12:35 Area 3: C-7: FinFET Devices	11:15-12:00 Area 7: D-7: Nano Photonics	11:15-12:05 Area 4: E-7: MRAM	11:15-12:30 Area 12: F-7: Spintronics ( II ) - New Applications -
13:30-15:00 Area 10: A-8: Organic Transistors and Device Fabrication I		13:30-15:10 Area 1&3: C-8: Gate-Insulator Reliability	13:30-15:15 Area 7: D-8: Si Photonics (1)	13:30-15:15 Area 4: E-8: PRAM/ReRAM	13:30-15:00 Area 12: F-8: Spintronics ( III ) - Semiconductors -
15:30-17:15 Area 10: A-9: Organic Transistors and Device Fabrication II	15:30-17:10 Area 1: B-9: Interface and Strain Characterization	15:30-17:15 Area 3: C-9: Emerging Device Technology	15:30-17:15 Area 7: D-9: Si Photonics (2)	15:30-17:20 Area 4: E-9: ReRAM	15:30-17:00 Area 12: F-9: Spintronics ( IV ) - Device and Circuits -

**Area Scope**    Area 1: Advanced Si Processing & Materials Science    Area 4: Advanced Memory Technology    Area 7: Photonic Devices and Optoelectronic Integration  
 Area 2: Advanced Interconnect /3-D Integration Science    Area 5: Advanced Circuits and Systems    Area 8: Advanced Material Synthesis and Crystal Growth Technology  
 Area 3: CMOS Devices / Device Physics    Area 6: Compound Semiconductor Electron Devices and Related Technologies    Area 9: Physics and Application of Novel Functional Devices and Materials

# PROGRAM TIME TABLE

Wednesday, September 22					
<b>10:00-12:00 Opening &amp; Plenary Session (Yasuda Auditorium)</b>					
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
13:00-14:10 Area 5: G-1: RF Circuits and systems (1)	13:00-14:15 Area 8: H-1: New Functional Materials	13:00-14:15 Area 6: I-1: III-V high-speed and high-frequency transistors	13:00-14:15 Area 13: J-1: Carbon Nanotube Devices	13:30-14:00 Area 14: K-1: Modeling of Power LDMOSFET	13:00-14:15 Area 11: L-1: Biosensors
14:45-16:05 Area 5: G-2: RF Circuits and systems (2)	14:45-16:00 Area 8: H-2: Growth of Grapheme for Electronics Applications	14:45-16:00 Area 6: I-2: GaN HEMTs	14:45-16:00 Area 13: J-2: Carbon Nanotube Properties and Transport	14:45-15:45 Area 14: K-2: Power Module Technology	14:45-16:00 Area 11: L-2: Silicon Based Biomedical Devices
<b>17:00-18:10 Special Plenary Session</b>					
<b>18:10-20:00 Reception / Young Researcher Award (Tokyo Dome Hotel)</b>					
Thursday, September 23					
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
9:00-10:50 Area 5: G-3: Modeling, Variation and Reliability	9:00-10:30 Area 8: H-3: Oxides and Nanowires	9:00-10:30 Area 6: I-3: III-V device technologies	9:00-10:30 Area 13: J-3: Graphene Photonics and Electronics	9:00-10:30 Area 14: K-3: Compound Power Semiconductor Devices	9:00-10:30 Area 11: L-3: Nano Structures and Devices
11:00-12:15 Short Presentation Area 5	11:00-12:15 Short Presentation Area 2 and Area 8	11:00-12:15 Short Presentation Area 6	11:00-12:15 Short Presentation Area 13	11:00-12:15 Short Presentation Area 14	11:00-12:15 Short Presentation Area 11
<b>13:15-14:45 Poster Session (Takeda Bldg.)</b>					
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
15:10-16:25 Area 5: G-4: Advanced Analog Circuits	15:10-16:20 Area 2: H-4: Carbon Interconnect	15:10-16:25 Area 6: I-4: Silicon Carbide devices	15:10-16:25 Area 13: J-4: Graphene's Electrical Properties	15:10-16:25 Area 14: K-4: Next Generation Solar Cells	
16:50-18:05 Area 5&11: G-5: Integrated MEMS/Bio Sensors	16:50-18:00 Area 2: H-5: Cu/Low-k Integration	16:50-17:50 Area 6: I-5: Oxide devices	16:50-18:05 Area 13: J-5: Graphene Devices	16:50-18:05 Area 14: K-5: Compound Semiconductor Solar Cells	
<b>18:30-20:00 Rump Session (Sanjyo Conference Hall)</b>					
Friday, September 24					
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
9:00-10:45 Area 5&11: G-6: Image Sensors and Interface Circuits	9:10-10:50 Area 2: H-6: Cu Reliability	9:00-10:45 Area 6: I-6: GaN power transistors	9:00-10:45 Area 13: J-6: Nanowire Transistors	9:00-10:45 Area 8: K-6: Quantum dots	
11:15-12:30 Area 5: G-7: Data Converter Circuits	11:15-12:25 Area 2: H-7: 3D Interconnect	11:15-12:30 Area 6: I-7: Processing and interface technologies	11:15-12:15 Area 13: J-7: Nanowire Growth and Applications	11:15-12:30 Area 8: K-7: Growth and Characterization of Nitrides	
13:30-15:00 Area 11: G-8: Bio nanofusion Technologies	13:30-14:55 Area 2: H-8: 3D Integration	13:30-15:15 Area 14: I-8: Crystalline and Thin Film Silicon Solar Cell ( I )		13:30-15:00 Area 8: K-8: Si and Ge-based materials and devices	
15:30-16:30 Area 11: G-9: Nanomaterial Applications	15:30-16:25 Area 2: H-9: Image Sensor	15:30-16:45 Area 14: I-9: Crystalline and Thin Film Silicon Solar Cell ( II )			

Area 10: Organic Materials Science, Device Physics, and Applications  
 Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)  
 Area 12: Spintronic Materials and Devices

Area 13: Application of Nanotubes, Nanowires, and Graphene  
 Area 14: Photovoltaics & Power Semiconductor Devices